Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT89C5132-ROTIL Datasheet(PDF) 122 Page - ATMEL Corporation

Part # AT89C5132-ROTIL
Description  USB Microcontroller with 64K Bytes Flash Memory
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5132-ROTIL Datasheet(HTML) 122 Page - ATMEL Corporation

Back Button AT89C5132-ROTIL Datasheet HTML 118Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 119Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 120Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 121Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 122Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 123Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 124Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 125Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 126Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 182 page
background image
122
4173E–USB–09/07
AT89C5132
In case of the AT89C5132 is the only slave on the bus, it can be useful not to use SS pin and get
it back to I/O functionality. This is achieved by setting SSDIS bit in SPCON. This bit has no effect
when CPHA is cleared (see Section "SS Management", page 123).
Figure 19-4. SPI Slave Mode Block Diagram
Note:
MSTR bit in SPCON is cleared to select slave mode.
19.1.3
Bit Rate
The bit rate can be selected from seven predefined bit rates using the SPR2, SPR1 and SPR0
control Bits in SPCON according to Table 97. These bit rates are derived from the peripheral
clock (FPER) issued from the Clock Controller block as detailed in Section “Clock Controller”,
page 12.
Table 97. Serial Bit Rates
Notes:
1. These frequencies are achieved in X1 mode, FPER = FOSC ÷ 2.
2. These frequencies are achieved in X2 mode, FPER = FOSC.
19.1.4
Data Transfer
The Clock Polarity bit (CPOL in SPCON) defines the default SCK line level in idle state(1) while
the Clock Phase bit (CPHA in SPCON) defines the edges on which the input data are sampled
and the edges on which the output data are shifted (see Figure 19-5 and Figure 19-6). The SI
signal is output from the selected slave and the SO signal is the output from the master. The
MISO/P4.2
MOSI/P4.1
SS/P4.3
SPIF
SPSTA.7
CPOL
SPCON.3
CPHA
SPCON.2
8-bit Shift Register
SPDAT WR
I
Q
SPDAT RD
SCK/P4.2
SSDIS
SPCON.5
Control and Clock Logic
SPR2
SPR1
SPR0
Bit Rate (kHz) Vs FPER
FPER Divider
6 MHz(1)
8 MHz(1)
10 MHz(1)
12 MHz(2)
16 MHz(2)
20 MHz(2)
0
0
0
3000
4000
5000
6000
8000
10000
2
0
0
1
1500
2000
2500
3000
4000
5000
4
0
1
0
750
1000
1250
1500
2000
2500
8
0
1
1
375
500
625
750
1000
1250
16
1
0
0
187.5
250
312.5
375
500
625
32
1
0
1
93.75
125
156.25
187.5
250
312.5
64
1
1
0
46.875
62.5
78.125
93.75
125
156.25
128
1
1
1
6000
8000
10000
12000
16000
20000
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com