H8SXSLASH1663 datasheet(881/1158 Pages) RENESAS

881 / 1158 page

Section 17 I

2C Bus Interface 2 (IIC2)

Rev.1.00 Jun. 07, 2006 Page 829 of 1102

REJ09B0294-0100

Bit

Bit Name

Initial

Value

R/W

Description

RDRF

R/W

Receive Data Register Full

[Setting condition]

• When receive data is transferred from ICDRS to

ICDRR

[Clearing conditions]

• When 0 is written to this bit after reading RDRF = 1

(When the CPU is used to clear this flag by writing

0 while the corresponding interrupt is enabled, be

sure to read the flag after writing 0 to it.)

• When data is read from ICDRR

NACKF

R/W

No Acknowledge Detection Flag

[Setting condition]

• When no acknowledge is detected from the receive

device in transmission while the ACKE bit in ICIER

is set to 1

[Clearing condition]

• When 0 is written to this bit after reading NACKF =

(When the CPU is used to clear this flag by writing

0 while the corresponding interrupt is enabled, be

sure to read the flag after writing 0 to it.)

STOP

R/W

Stop Condition Detection Flag

[Setting condition]

• When a stop condition is detected after frame

transfer

[Clearing condition]

• When 0 is written to this bit after reading STOP = 1

(When the CPU is used to clear this flag by writing

0 while the corresponding interrupt is enabled, be

sure to read the flag after writing 0 to it.)

H8SX/1663 Datasheet(PDF) 881 Page - Renesas Technology Corp

H8SX/1663 Datasheet(HTML) 881 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL