Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663 Datasheet(PDF) 1039 Page - Renesas Technology Corp

Part # H8SX/1663
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663 Datasheet(HTML) 1039 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 1035Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1036Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1037Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1038Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1039Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1040Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1041Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1042Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1043Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1039 / 1158 page
background image
Section 23 Power-Down Modes
Rev.1.00 Jun. 07, 2006 Page 987 of 1102
REJ09B0294-0100
23.8
Hardware Standby Mode
23.8.1
Transition to Hardware Standby Mode
When the
STBY pin is driven low, a transition is made to hardware standby mode from any mode.
In hardware standby mode, all functions enter the reset state and stop operation, resulting in a
significant reduction in power consumption. As long as the prescribed voltage is supplied, on-chip
RAM data is retained. I/O ports are set to the high-impedance state.
In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before
driving the
STBY pin low. Do not change the state of the mode pins (MD2 to MD0) while this
LSI is in hardware standby mode.
23.8.2
Clearing Hardware Standby Mode
Hardware standby mode is cleared by means of the
STBY pin and the RES pin. When the STBY
pin is driven high while the
RES pin is low, the reset state is entered and clock oscillation is
started. Ensure that the
RES pin is held low until clock oscillation settles (for details on the
oscillation settling time, refer to table 23.2). When the
RES pin is subsequently driven high, a
transition is made to the program execution state via the reset exception handling state.
23.8.3
Hardware Standby Mode Timing
Figure 23.3 shows an example of hardware standby mode timing.
When the
STBY pin is driven low after the RES pin has been driven low, a transition is made to
hardware standby mode. Hardware standby mode is cleared by driving the
STBY pin high,
waiting for the oscillation settling time, then changing the
RES pin from low to high.
Oscillator
RES
STBY
Oscillation
settling time
Reset exception
handling
Figure 23.3 Hardware Standby Mode Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com