M32CSLASH86 datasheet(367/505 Pages) RENESAS

367 / 505 page

Page 344

23. CAN Module

)

(

Figure 23.24 C0GMR2, C0LMAR2 and C0LMBR2 Registers

C1GMR2, C1LMAR2 and C1LMBR2 Registers

CANi Global Mask Register Extended ID0(1)

CANi Local Mask Register A Extended ID0(1)

CANi Local Mask Register B Extended ID0(1) (i=0, 1)

EID14M

EID15M

EID16M

EID17M

(b7 - b4)

Extended ID14

0: No ID is verified

1: ID is verified

Extended ID15

Extended ID16

Extended ID17

Bit Name

Function

Bit

Symbol

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

NOTES:

1. The CiGMR2, CiLMAR2 and CiLMBR2 registers can be accessed only when the BANKSEL bit in

the CiCTLR1 register is set to "1" (mask register selected).

2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after

reset, supplying the clock to the CAN module, and setting the BANKSEL bit to "0".

3. The C0LMAR2 register shares the same address with the C0MCTL2 register.

4. The C1LMAR2 register shares the same address with the C1MCTL2 register.

5. The C0LMBR2 register shares the same address with the C0MCTL10 register.

6. The C1LMBR2 register shares the same address with the C1MCTL10 register.

Symbol

Address

After Reset(2)

C0GMR2, C1GMR2

022A16, 02AA16

XXXX 00002

C0LMAR2, C1LMAR2

023216(3), 02B216(4)

XXXX 00002

C0LMBR2, C1LMBR2

023A16(5), 02BA16(6)

XXXX 00002

M32C/86 Datasheet(PDF) 367 Page - Renesas Technology Corp

M32C/86 Datasheet(HTML) 367 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL