M32CSLASH86 datasheet(368/505 Pages) RENESAS

368 / 505 page

Page 345

23. CAN Module

)

(

CANi Global Mask Register Extended ID1(1)

CANi Local Mask Register A Extended ID1(1)

CANi Local Mask Register B Extended ID1(1) (i=0,1)

EID6M

EID7M

EID8M

EID9M

EID10M

EID11M

EID13M

EID12M

Extended ID6

0: No ID is verified

1: ID is verified

Extended ID7

Extended ID8

Extended ID9

Extended ID10

Extended ID11

Extended ID12

Extended ID13

Bit Name

Function

Bit

Symbol

Address

After Reset(2)

C0GMR3, C1GMR3

022B16, 02AB16

0016

C0LMAR3, C1LMAR3

023316(3), 02B316(4)

0016

C0LMBR3, C1LMBR3

023B16(5), 02BB16(6)

0016

NOTES:

1. The CiGMR3, CiLMAR3 and CiLMBR3 registers can be accessed only when the BANKSEL bit in

the CiCTLR1 register is set to "1" (mask register selected).

2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after

reset, supplying the clock to the CAN module, and setting the BANKSEL bit to "0".

3. The C0LMAR3 register shares the same address with the C0MCTL3 register.

4. The C1LMAR3 register shares the same address with the C1MCTL3 register.

5. The C0LMBR3 register shares the same address with the C0MCTL11 register.

6. The C1LMBR3 register shares the same address with the C1MCTL11 register.

Figure 23.25 C0GMR3, C0LMAR3 and C0LMBR3 Registers

C1GMR3, C1LMAR3 and C1LMBR3 Registers

M32C/86 Datasheet(PDF) 368 Page - Renesas Technology Corp

M32C/86 Datasheet(HTML) 368 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL