MPC5200B_10 datasheet(18/72 Pages) FREESCALE

18 / 72 page

MPC5200B Data Sheet, Rev. 4

Freescale Semiconductor

Figure 5. Timing Diagram—Standard SDRAM Memory Read Timing

1.3.6.2

Memory Interface Timing-Standard SDRAM Write Command

In Standard SDRAM, all signals are activated on the MEM_CLK from the Memory Controller and captured on the MEM_CLK

clock at the memory device.

Table 19. Standard SDRAM Write Timing

Sym

Description

Min

Max

Units

SpecID

tmem_clk

MEM_CLK period

7.5

—

A5.8

tvalid

Control Signals, Address and MBA Valid

after rising edge of MEM_CLK

—tmem_clk × 0.5 + 0.4

A5.9

thold

Control Signals, Address and MBA Hold after

rising edge of MEM_CLK

tmem_clk × 0.5

—

A5.10

DMvalid

DQM valid after rising edge of MEM_CLK

—

tmem_clk × 0.25 + 0.4

A5.11

DMhold

DQM hold after rising edge of Mem_clk

tmem_clk ×0.25– 0.7

—

A5.12

datavalid

MDQ valid after rising edge of MEM_CLK

—

tmem_clk × 0.75 + 0.4

A5.13

datahold

MDQ hold after rising edge of MEM_CLK

tmem_clk ×0.75– 0.7

—

A5.14

MEM_CLK

Control Signals

MDQ (Data)

MA (Address)

NOTE: Control Signals are composed of RAS, CAS, MEM_WE, MEM_CS, MEM_CS1 and CLK_EN

Active

NOP

READ

NOP

thold

Row

Column

MBA (Bank Selects)

tvalid

thold

tvalid

thold

tvalid

DQM (Data Mask)

DMvalid

DMhold

NOP

datahold

datasetup

MPC5200B Datasheet(PDF) 18 Page - Freescale Semiconductor, Inc

MPC5200B Datasheet(HTML) 18 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL