| Electronic Components Datasheet Search |
|
ADT7476ARQZ-R7 Datasheet(PDF) 5 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
ADT7476ARQZ-R7 Datasheet(HTML) 5 Page - ON Semiconductor |
|
5 / 67 page ![]() ADT7476 http://onsemi.com 5 ELECTRICAL CHARACTERISTICS TA = TMIN to TMAX, VCC = VMIN to VMAX, unless otherwise noted. (Note 1) Parameter Unit Max Typ Min Conditions Digital Input Logic Levels (THERM) ADTL+ Input High Voltage, VIH 0.75 x VCCP V Input Low Voltage, VIL 0.8 V Digital Input Current Input High Current, IIH VIN = VCC ±1 mA Input Low Current, IIL VIN = 0 V ±1 mA Input Capacitance, CIN 5.0 pF Serial Bus Timing (See Figure 2) Clock Frequency, fSCLK 10 400 kHz Glitch Immunity, tSW 50 ns Bus Free Time, tBUF 4.7 ms SCL Low Time, tLOW 4.7 ms SCL High Time, tHIGH 4.0 50 ms SCL, SDA Rise Time, tr 1000 ns SCL, SDA Fall Time, tf 300 ms Data Setup Time, tSU;DAT 250 ns Detect Clock Low Timeout, tTIMEOUT Can be optionally disabled 15 35 ms 1. All voltages are measured with respect to GND, unless otherwise specified. Typical voltages are TA = 25°C and represent a parametric norm. Logic inputs accept input high voltages up to VMAX, even when the device is operating down to VMIN. Timing specifications are tested at logic levels of VIL = 0.8 V for a falling edge, and VIH = 2.0 V for a rising edge. 2. SMBus timing specifications are guaranteed by design and are not production tested. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |