Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SA589 Datasheet(PDF) 7 Page - Sames

Part # SA589
Description  LD/DTMF SWITCHABLE DIALLERS WITH DEDICATED KEYS FOR 20 MEMORIES
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMES [Sames]
Direct Link  http://www.sames.co.za
Logo SAMES - Sames

SA589 Datasheet(HTML) 7 Page - Sames

Back Button SA589 Datasheet HTML 3Page - Sames SA589 Datasheet HTML 4Page - Sames SA589 Datasheet HTML 5Page - Sames SA589 Datasheet HTML 6Page - Sames SA589 Datasheet HTML 7Page - Sames SA589 Datasheet HTML 8Page - Sames SA589 Datasheet HTML 9Page - Sames SA589 Datasheet HTML 10Page - Sames SA589 Datasheet HTML 11Page - Sames Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
SA589 FAMILY
sames
7/14
Fig. 3 Earth loop recall
Dialling from memories
The SA589 must be 'off-hook' and idle:
1.
Press the appropriate memory key (S00 - S19). Dialling will now start.
2.
If dialling halts due to a Pause or an LD to DTMF changeover in the memory, the PAUSE
OUT pin will go high (logic '1'). Further dialling can be resumed by pressing the PAUSE/
CONT key or alternatively, by pulling the Column 4 pin low (for a minimum of 14 ms)
to achieve the same result thus allowing an external timer circuit to be used. The
PAUSE OUT output is reset when dialling resumes.
All keypad positions are disabled whilst memory dialling is in progress.
Timed Break & Earth Loop Recall
The SA589 supports both TBR and ELR and offers a common operating protocol in both
cases.
After a recall (Flash) operation, the dialling mode selected via the SELECT pin will be restored.
Also, only the digits dialled after the ELR/TBR operation will be retained in the LNR store (1).
A TBR (Flash) of 100ms or 270ms(2) is generated when the TBR key is pressed. The MASK
output goes low in order to produce the line break. When in DTMF mode, the MF OUT output
also goes low for the duration of the break.
ELR is supported via the column 3 pin. If this pin is connected to ground for a minimum of 20ms
during an ELR operation, the chip will offer the same operating protocol as for TBR.
This may be achieved by use of the circuit shown below in Fig. 3, or by use of a double contact
switch.
(1)
Other options are available.
(2)
Other TBR (Flash) periods are available as mask options
22
DR-00685
SA589
COL 3
21



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com