Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

DAC5687MPZPEP Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # DAC5687MPZPEP
Description  16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC5687MPZPEP Datasheet(HTML) 2 Page - Texas Instruments

  DAC5687MPZPEP Datasheet HTML 1Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 2Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 3Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 4Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 5Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 6Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 7Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 8Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 75 page
background image
www.ti.com
DESCRIPTION (CONTINUED)
100-Pin HTQFP
CLKVDD
CLKGND
LPF
PLLGND PLLVDD
PHSTR
SLEEP
DVDD
DGND
EXTIO
EXTLO
BIASJ
IOUTA1
IOUTA2
IOUTB1
IOUTB2
IOGND
IOVDD
1.2-V
Reference
SDIO SDO SDENB SCLK
AVDD
AGND
CLK2
CLK2C
CLK1
CLK1C
PLLLOCK
DA[15:0]
DB[15:0]
TXENABLE
RESETB
Internal Clock Generation
and
2y−8y PLL Clock Multiplier
2y−8y
fdata
FIR1
FIR2
FIR3
FIR4
x2
x2
x2
x2
x2
x2
x:
sin(x)
x:
sin(x)
A
Offset
A gain
16-bit DAC
SIF
NCO
B
Offset
B gain
cos
sin
16-bit DAC
QFLAG
DAC5687-EP
SGLS333 – JUNE 2006
The DAC5687 includes several input options: single-port interleaved data, even and odd multiplexing at half rate,
and an input FIFO with either external or internal clock to ease the input timing ambiguity when the DAC5687 is
clocked at the DAC output sample rate.
ORDERING INFORMATION
TA
PACKAGE DEVICE
100-pin HTQFP(1) (P&P) PowerPAD™ plastic quad flat pack
–55°C to 125°C
DAC5687MPZPEP
(1)
Thermal pad size: 6 mm
× 6 mm
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
FUNCTIONAL BLOCK DIAGRAM
2
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com