Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

DAC5687MPZPEP Datasheet(PDF) 61 Page - Texas Instruments

Click here to check the latest version.
Part # DAC5687MPZPEP
Description  16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC5687MPZPEP Datasheet(HTML) 61 Page - Texas Instruments

Back Button DAC5687MPZPEP Datasheet HTML 57Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 58Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 59Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 60Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 61Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 62Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 63Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 64Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 65Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 75 page
background image
www.ti.com
(a) X2 Mode
(b) X4L Mode
fDAC − MHz
0
10
20
30
40
50
60
70
80
90
0
100
200
300
400
500
G032
fDAC/2
fDAC − MHz
0
10
20
30
40
50
60
70
80
90
100
0
100
200
300
400
500
G033
fDAC/2
fDAC/4
(c) X4 Mode
(d) X8 Mode
fDAC − MHz
0
10
20
30
40
50
60
70
80
90
100
0
100
200
300
400
500
G034
fDAC/2
fDAC/4
fDAC x 3/4
fDAC − MHz
0
10
20
30
40
50
60
70
80
90
100
0
100
200
300
400
500
G035
fDAC/2
fDAC/4
fDAC x 3/4
fDAC/8
fDAC x 7/8
DAC5687-EP
SGLS333 – JUNE 2006
Figure 71 and Figure 72 show the typical worst case spurious signal amplitudes vs fDAC for a signal frequency
fSIG = 11 × fDAC/32 in each mode for PLL on (PLL clock mode) and PLL off (external and dual clock modes).
Each spurious signal (fDAC/2, fDAC/4 and fDAC/8) has its own curve. The spurious signal amplitudes can then be
adjusted for the exact signal frequency fSIG by applying the amplitude adjustment factor shown in Figure 73. The
amplitude adjustment factor is the same for each spurious signal (fDAC/2, fDAC/4, and fDAC/8) and is normalize for
fSIG = 11 × fDAC/32.
Figure 71. Clock Related Spurious Signal Amplitude With PLL Off for fSIG = 11 × fDAC / 32
61
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com