Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

DAC5687MPZPEP Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part # DAC5687MPZPEP
Description  16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC5687MPZPEP Datasheet(HTML) 11 Page - Texas Instruments

Back Button DAC5687MPZPEP Datasheet HTML 7Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 8Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 9Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 10Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 11Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 12Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 13Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 14Page - Texas Instruments DAC5687MPZPEP Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 75 page
background image
www.ti.com
ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS)
DAC5687-EP
SGLS333 – JUNE 2006
over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V,
IOVDD = 3.3 V, DVDD = 1.8 V, IOUT
FS = 19.2 mA (unless otherwise noted)
DIGITAL SPECIFICATIONS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CMOS INTERFACE
VIH
High-level input voltage
2
3
V
VIL
Low-level input voltage
0
0
0.8
V
IIH
High-level input current
–40
40
µA
IIL
Low-level input current
–40
40
µA
Input capacitance
5
pF
IOVDD –
Iload = –100 µA
V
0.2
VOH
PLLLOCK, SDO, SDIO
0.8
×
Iload = –8 mA
V
IOVDD
Iload = 100 µA
0.2
V
0.22
×
VOL
PLLLOCK, SDO, SDIO
Iload = 8 mA
IOVD
V
D
External or dual-clock modes
16
250
Input data rate
MSPS
PLL clock mode
16
160
PLL
At 600-kHz offset, measured at DAC
output,
133
dBc/Hz
25 MHz 0-dBFS tone, FDATA = 125 MSPS,
4x interpolation, pll_freq = 1, pll_kv = 0
Phase noise
At 6-MHz offset, measured at DAC output,
25 MHz 0-dBFS tone, 125 MSPS,
148.5
dBc/Hz
4x interpolation, pll_freq = 1, pll_kv = 0
pll_freq = 0, pll_kv = 0
370
pll_freq = 0, pll_kv = 1
480
VCO maximum frequency
MHz
pll_freq = 1, pll_kv = 0
495
pll_freq = 1, pll_kv = 1
520
pll_freq = 0, pll_kv = 0
225
pll_freq = 0, pll_kv = 1
200
VCO minimum frequency
MHz
pll_freq = 1, pll_kv = 0
480
pll_freq = 1, pll_kv = 1
480
NCO and QMC BLOCKS
QMC clock rate
320
MHz
NCO clock rate
320
MHz
SERIAL PORT TIMING
Setup time, SDENB to rising edge of
ts(SDENB)
20
ns
SCLK
Setup time, SDIO valid to rising edge
ts(SDIO)
10
ns
of SCLK
Hold time, SDIO valid to rising edge
th(SDIO)
5
ns
of SCLK
tSCLK
Period of SCLK
100
ns
tSCLKH
High time of SCLK
40
ns
tSCLK
Low time of SCLK
40
ns
Data output delay after falling edge of
td(Data)
10
ns
SCLK
11
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com