DAC5687MPZPEP datasheet(43/75 Pages) TI1

43 / 75 page

www.ti.com

CLK1

DA[15:0]

DB[15:0]

th(DATA)

ts(DATA)

AN+1

BN+1

B0053-02

CLK

Buffer

CLK

Buffer

PFD

Charge

Pump

VCO

Data

Latch

1 ´2

´1

CLK1

CLK1C

CLK2

LPF

DIV[1:0]

PLLVDD

PLLLOCK

PLLVDD

D[15:0]

INTERL

SEL[1:0]

Fdac

Fdac/2 2

Fdac/4 ´4

Fdac/4 ´4L

Fdac/8 ´8

Data

Lock

CLK2C

DAC5687-EP

SGLS333 – JUNE 2006

Figure 46. Dual Bus Mode Timing Diagram (PLL Mode)

Figure 47. Clock Generation Architecture in PLL Mode

Power for the internal PLL blocks (PLLVDD and PLLGND) are separate from the other clock generation blocks

power (CLKVDD and CLKGND), thus minimizing PLL phase noise.

3) PLLVDD = 0 V and dual_clk = 1: DUAL CLOCK MODE

In DUAL CLOCK MODE, the DAC is driven at the DAC sample rate through CLK2/CLK2C and the input data

rate through CLK1/CLK1C. There are two options in dual clock mode: with FIFO (inv_plllock set) and without

FIFO (inv_plllock clear). If the FIFO is not used, the CLK1/CLK1C input is used to set the phase of the internal

clock divider. In this case, the edges of CLK1 and CLK2 must be aligned to within ±t_align (Figure 48), defined as

Submit Documentation Feedback

DAC5687MPZPEP Datasheet(PDF) 43 Page - Texas Instruments

DAC5687MPZPEP Datasheet(HTML) 43 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL