STLC3055N_09 datasheet(6/34 Pages) STMICROELECTRONICS

6 / 34 page

Pin description

STLC3055N

6/34

Pin description

Figure 2.

Pin connection (top view)

N.C.

GAIN SET

CTTX2

CTTX1

CKTTX

N.C.

DET

RLIM

AGND

CVCC

RSENSE

GATE

VPOS

CSVR

ILTF

IREF

RTH

D00TL488-MOD

Table 2.

Pin description

N°

Function

Control Interface: input bit 0.

Control Interface: input bit 1.

Control interface: input bit 2.

Power down input. Normally connected to CVCC (or to logic level high).

Gain SET

Control gain interface:

0 Level Rxgain = 0dB

Txgain = -6dB

1 Level Rxgain = +6dB Txgain = -12dB

6,7,36,

38,39,40,42

Not connected.

DET

Logic interface output of the supervision detector (active low).

CKTTX

Metering pulse clock input (12 KHz or 16KHz square wave).

CTTX1

Metering burst shaping external capacitor.

CTTX2

Metering burst shaping external capacitor.

RTTX

Metering pulse cancellation buffer output. TTX filter network should be connected to

this point. If not used should be left open.

FTTX

Metering pulse buffer input this signal is sent to the line and used to perform TTX

filtering.

4 wire input port (RX input). A 100 k

Ω external resistor must be connected to AGND to

bias the input stage. This signal is referred to AGND. If connected to single supply

CODEC output it must be DC decoupled with proper capacitor.

ZAC1

RX buffer output, (the AC impedance is connected from this node to ZAC).

ZAC

AC impedance synthesis.

STLC3055N Datasheet(PDF) 6 Page - STMicroelectronics

STLC3055N Datasheet(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL