Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

TS80C58X2 Datasheet(PDF) 31 Page - ATMEL Corporation

Part # TS80C58X2
Description  Programmable Clock Out and Up/Down Timer/Counter 2
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

TS80C58X2 Datasheet(HTML) 31 Page - ATMEL Corporation

Back Button TS80C58X2_14 Datasheet HTML 27Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 28Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 29Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 30Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 31Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 32Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 33Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 34Page - ATMEL Corporation TS80C58X2_14 Datasheet HTML 35Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 62 page
background image
31
4431E–8051–04/06
AT/TS8xC54/8X2
12. Hardware Watchdog Timer
The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT
(WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user
must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is
enabled, it will increment every machine cycle while the oscillator is running and there is no way
to disable the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.
12.1
Using the WDT
To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR loca-
tion 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to
WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH)
and this will reset the device. When WDT is enabled, it will increment every machine cycle while
the oscillator is running. This means the user must reset the WDT at least every 16383 machine
cycle. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write
only register. The WDT counter cannot be read or written. When WDT overflows, it will generate
an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x T
OSC , where TOSC =
1/F
OSC . To make the best use of the WDT, it should be serviced in those sections of code that
will periodically be executed within the time required to prevent a WDT reset.
To have a more powerful WDT, a 2
7 counter has been added to extend the Time-out capability,
ranking from 16ms to 2s @ FOSC = 12MHz. To manage this feature, refer to WDTPRG register
description, Table 12-2. (SFR0A7h).
Table 12-1.
WDTRST Register
WDTRST Address (0A6h)
Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.
7
6
5
4
3
2
1
Reset value
X
X
X
X
X
X
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com