CS8420 datasheet(32/80 Pages) CIRRUS

32 / 80 page

CS8420

DS245PP2

11.4

Data Flow Control (3)

The Data Flow Control register configures the flow of audio data to/from the following blocks: Serial

Audio Input Port, Serial Audio Output Port, AES3 receiver, AES3 transmitter, and Sample Rate Con-

verter. In conjunction with the Clock Source Control register, multiple Receiver/Transmitter/Trans-

ceiver modes may be selected. The output data should be muted prior to changing bits in this register

to avoid transients.

AMLL

Auto Mutes the SRC data sink when Receiver lock is lost, zero data is transmitted. The SRC

data sink may be either, or both, the Transmitter and the Serial Audio Output Port.

0 - Disables Auto Mute on loss of lock (default)

1 - Enables Auto Mute on loss of lock

TXOFF

AES3 Transmitter Output Driver Control

0 - AES3 transmitter output pin drivers normal operation (default)

1 - AES3 transmitter output pin drivers drive to 0V.

AESBP

AES3 bypass mode selection

0 - normal operation

1 - Connect the AES3 transmitter driver input directly to the RXP pin, which become

a normal TTL threshold digital input.

TXD1 - TXD0

AES3 Transmitter Data Source

00 - SRC output (default)

01 - Serial audio input port

10 - AES3 receiver

11 - Reserved

SPD1 - SPD0

Serial Audio Output Port Data Source

00 - SRC output (default)

01 - Serial Audio Input Port

10 - AES3 receiver

11 - Reserved

SRCD

Input Data Source for SRC

0 - Serial Audio Input Port (default)

1 - AES3 Receiver

3210

AMLL

TXOFF

AESBP

TXD1

TXD0

SPD1

SPD0

SRCD

CS8420 Datasheet(PDF) 32 Page - Cirrus Logic

CS8420 Datasheet(HTML) 32 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL