CS8420 datasheet(42/80 Pages) CIRRUS

42 / 80 page

CS8420

DS245PP2

11.18 User Data Buffer Control (19)

User data pin (U) direction specifier

0 - The U pin is an input. The U data is latched in on both rising and falling edges of

OLRCK. This setting also chooses the U pin as the source for transmitted

U data (default).

1 - The U pin is an output. The received U data is clocked out on both rising and falling edges

of ILRCK. This setting also chooses the U data buffer as the source of transmitted

U data.

UBM1-0

Sets the operating mode of the AES3 U bit manager

00 - Transmit all zeros mode (default)

01 - Block mode

10 - Reserved

11 - IEC consumer mode 4

DETUI

D to E U-data buffer transfer inhibit bit (valid in block mode only).

0 - Allow U-data D to E buffer transfers (default)

1 - Inhibit U-data D to E buffer transfers

EFTUI

E to F U-data buffer transfer inhibit bit (valid in block mode only).

0 - Allow U-data E to F buffer transfers (default)

1 - Inhibit U-data E to F buffer transfer

11.19 Q-Channel Subcode Bytes 0 to 9 (20 - 29) (Read Only)

The following 10 registers contain the decoded Q-channel subcode data

3210

UBM1

UBM0

DETUI

EFTUI

3210

ADDRESS

CONTROL

TRACK

INDEX

MINUTE

SECOND

FRAME

ZERO

ABS MINUTE

ABS SECOND

ABS FRAME

CS8420 Datasheet(PDF) 42 Page - Cirrus Logic

CS8420 Datasheet(HTML) 42 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL