Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

WM9713 Datasheet(PDF) 19 Page - Wolfson Microelectronics plc

Part # WM9713
Description  AC 97 AUDIO TOUCHPANEL CODEC
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM9713 Datasheet(HTML) 19 Page - Wolfson Microelectronics plc

Back Button WM9713 Datasheet HTML 15Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 16Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 17Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 18Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 19Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 20Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 21Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 22Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 23Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 111 page
background image
Preliminary Technical Data
WM9713L
1
PTD, March 2004, Rev 2.2
19
Clock mode and division ratios are controlled by register 44h as shown in Table 1.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
14:12
SEXT[6:4]
000 (div 1)
Defines clock division ratio for Hi-fi block:
000: f
001: f/2
...
111: f/8
11:8
SEXT[3:0]
0000 (div 1)
Defines clock division ratio for PCM
interface and voice DAC:
0000: f
0001: f/1
1111: f/16
7
CLKSRC
1 (ext clk)
Selects between PLL clock and External
clock
5:3
PENDIV
000 (div 16)
Sets PENADC clock divisor
000: f/16
001: f/12
010: f/8
011: f/6
100: f/4
101: f/3
110: f/2
111: f
2
CLKBX2
0 (Off)
Clock doubler for MCLKB
1
CLKAX2
0 (Off)
Clock doubler for MCLKA
44h
0
CLKMUX
0 (MCLKA)
Selects between MCLKA and MCLKB
(N.B. On power-up clock must be present
on MCLKA and must be active for 2 clock
cycles after switching to MCLKB)
Table 1 Clock Muxing and Division Control
INTERNAL CLOCK FREQUENCIES
The internal clock frequencies are defined as follows (refer to Figure 2):
AC97 CLK – nominally 24.576MHz, used to generate AC97 BITCLK at 12.288MHz.
HIFI CLK – for HIFI playback at 48ks/s HIFI CLK = 24.576MHz. See Table 2 for voice only
playback.
PCM CLK – see Table 2 for sample rate vs clock frequency.
SAMPLE RATE
PCM CLK
FREQUENCY
HIFI CLK
FREQUENCY
8ks/s voice and HIFI
2.048MHz
24.576MHz
8ks/s voice only (power save)
2.048MHz
4.096MHz
16ks/s voice and HIFI
4.096MHz
24.576MHz
16ks/s voice only (power save)
4.096MHz
8.192MHz
32ks/s voice and HIFI
8.192MHz
24.576MHz
48ks/s voice and HIFI
12.288MHz
24.576MHz
Table 2 Clock Division Mode Table



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com