TNETV1647GSTZWT datasheet(15/236 Pages) TI1

15 / 236 page

TMS320DM6441

www.ti.com

SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010

2.3.8.5

ARM-DSP Integration

DM6441 ARM and DSP integration features are as follows:

•

DSP visibility from ARM’s memory map, see Section 2.5, Memory Map Summary, for details

•

Boot modes for DSP - see Device Configurations section, Section 3.3.3, DSP Boot, for details

•

ARM control of DSP boot / reset - see Device Configurations section, Section 3.3.2, ARM Boot, for

details

•

ARM control of DSP isolation and powerdown / powerup - see Section 3, Device Configurations, for

details

•

ARM & DSP Interrupts - see Section 6.7.1, ARM CPU Interrupts, and Section 6.7.2, DSP Interrupts, for

details

2.3.9

Peripherals

The ARM9 has access to all of the peripherals on the DM6441 device with the exception of the VICP.

2.3.10 PLL Controller (PLLC)

The ARM subsystem includes the PLL controller. The PLL controller contains a set of registers for

configuring DM6441’s two internal PLLs (PLL1 and PLL2). The PLL controller provides the following

configuration and control:

•

PLL bypass mode

•

Set PLL multiplier parameters

•

Set PLL divider parameters

•

PLL power down

•

Oscillator power down

The PLLs are briefly described in this document in Section 6.6, Clock PLLs. For more detailed information

on the PLLs and PLL Controller register descriptions, see the TMS320DM644x DMSoC ARM Subsystem

Reference Guide (literature number SPRUE14).

2.3.11 Power and Sleep Controller (PSC)

The ARM subsystem includes the power and sleep controller (PSC). Through register settings accessible

by the ARM9, the PSC provides two levels of power savings: peripheral/module clock gating and power

domain shut-off. Brief details on the PSC are given in Section 6.3, Power Supplies. For more detailed

information and complete register descriptions for the PSC, see the TMS320DM644x DMSoC ARM

Subsystem Reference Guide (literature number SPRUE14).

2.3.12 ARM Interrupt Controller (AINTC)

The ARM interrupt controller (AINTC) accepts device interrupts and maps them to either the ARM’s IRQ

(interrupt request) or FIQ (fast interrupt request). The ARM interrupt controller is briefly described in this

document in the Interrupts section. For detailed information on the ARM interrupt controller, see the

TMS320DM644x DMSoC ARM Subsystem Reference Guide (literature number SPRUE14).

2.3.13 System Module

The ARM subsystem includes the system module. The system module consists of a set of registers for

configuring and controlling a variety of system functions. For details and register descriptions for the

system module, see Section 3, Device Configurations, and see the TMS320DM644x DMSoC ARM

Subsystem Reference Guide (literature number SPRUE14).

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6441

TNETV1647GSTZWT Datasheet(PDF) 15 Page - Texas Instruments

TNETV1647GSTZWT Datasheet(HTML) 15 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL