Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SPC560P50L5 Datasheet(PDF) 89 Page - STMicroelectronics

Part # SPC560P50L5
Description  Fail safe protection
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC560P50L5 Datasheet(HTML) 89 Page - STMicroelectronics

Back Button SPC560P50L5 Datasheet HTML 85Page - STMicroelectronics SPC560P50L5 Datasheet HTML 86Page - STMicroelectronics SPC560P50L5 Datasheet HTML 87Page - STMicroelectronics SPC560P50L5 Datasheet HTML 88Page - STMicroelectronics SPC560P50L5 Datasheet HTML 89Page - STMicroelectronics SPC560P50L5 Datasheet HTML 90Page - STMicroelectronics SPC560P50L5 Datasheet HTML 91Page - STMicroelectronics SPC560P50L5 Datasheet HTML 92Page - STMicroelectronics SPC560P50L5 Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 112 page
background image
SPC560P44Lx, SPC560P50Lx
Electrical characteristics
Doc ID 14723 Rev 9
89/112
3.17.2
IEEE 1149.1 interface timing
ttr
CC D
Output transition time
output pin(3)
MEDIUM configuration
CL = 25pF,
VDD = 5.0 V ± 10%, PAD3V5V = 0
——
10
ns
CL = 50pF,
VDD = 5.0 V ± 10%, PAD3V5V = 0
——
20
CL = 100pF,
VDD = 5.0 V ± 10%, PAD3V5V = 0
——
40
CL = 25pF,
VDD = 3.3 V ± 10%, PAD3V5V = 1
——
12
CL = 50pF,
VDD = 3.3 V ± 10%, PAD3V5V = 1
——
25
CL = 100pF,
VDD = 3.3 V ± 10%, PAD3V5V = 1
——
40
WFRST SR P
RESET input filtered
pulse
——
40
ns
WNFRST SR P
RESET input not
filtered pulse
500
ns
tPOR
CC D
Maximum delay before
internal reset is
released after all
VDD_HV reach nominal
supply
Monotonic VDD_HV supply ramp
1
ms
|IWPU|CC P
Weak pull-up current
absolute value
VDD = 3.3 V ± 10%, PAD3V5V = 1
10
150
µA
VDD = 5.0 V ± 10%, PAD3V5V = 0
10
150
VDD = 5.0 V ± 10%, PAD3V5V = 1
(4)
10
250
1.
VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = –40 °C to TA MAX, unless otherwise specified
2.
This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device
reference manual).
3.
CL includes device and package capacitance (CPKG <5 pF).
4.
The configuration PAD3V5 = 1 when VDD = 5 V is only transient configuration during power-up. All pads but RESET and
Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.
Table 38.
RESET electrical characteristics (continued)
Symbol
C
Parameter
Conditions(1)
Value
Unit
Min
Typ
Max
Table 39.
JTAG pin AC electrical characteristics
No.
Symbol
C
Parameter
Conditions
Value
Unit
Min
Max
1tJCYC
CC
D TCK cycle time
100
ns
2tJDC
CC
D TCK clock pulse width (measured at VDD_HV_IOx/2)
40
60
ns
3tTCKRISE
CC
D TCK rise and fall times (40% – 70%)
3
ns
4tTMSS, tTDIS CC
D TMS, TDI data setup time
5
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com