Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

V62/12615-01XE-R Datasheet(PDF) 41 Page - Texas Instruments

Click here to check the latest version.
Part # V62/12615-01XE-R
Description  PHYTER??Military Temperature Single Port 10/100 Mbps Ethernet Physical Layer Transceiver
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

V62/12615-01XE-R Datasheet(HTML) 41 Page - Texas Instruments

Back Button V62/12615-01XE-R Datasheet HTML 37Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 38Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 39Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 40Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 41Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 42Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 43Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 44Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 45Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 97 page
background image
MDC
MDIO
(STA)
Idle
Start
Opcode
(Write)
PHY Address
(PHYAD = 0Ch)
Register Address
(00h = BMCR)
TA
Register Data
Idle
z
z
0
1
0
1
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
z
z
MDC
MDIO
(STA)
Idle
Start
Opcode
(Read)
PHY Address
(PHYAD = 0Ch)
Register Address
(00h = BMCR)
TA
Register Data
z
MDIO
(PHY)
z
z
Idle
z
z
z
z
0
1
0
1
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
41
DP83848-EP
www.ti.com
SLLSEC6E – SEPTEMBER 2012 – REVISED JUNE 2019
Submit Documentation Feedback
Product Folder Links: DP83848-EP
Detailed Description
Copyright © 2012–2019, Texas Instruments Incorporated
The Start code is indicated by a <01> pattern. This assures the MDIO line transitions from the default idle
line state.
Turnaround is defined as an idle bit time inserted between the Register Address field and the Data field.
To avoid contention during a read transaction, no device shall actively drive the MDIO signal during the
first bit of Turnaround. The addressed DP83848-EP drives the MDIO with a zero for the second bit of
turnaround and follows this with the required data. Figure 5-2 shows the timing relationship between MDC
and the MDIO as driven/received by the Station (STA) and the DP83848-EP (PHY) for a typical register
read access.
For write transactions, the station management entity writes data to the addressed DP83848-EP thus
eliminating the requirement for MDIO Turnaround. The Turnaround time is filled by the management entity
by inserting <10>. Figure 5-3 shows the timing relationship for a typical MII register write access.
Figure 5-2. Typical MDC/MDIO Read Operation
Figure 5-3. Typical MDC/MDIO Write Operation
5.4.3.3
Serial Management Preamble Suppression
The DP83848-EP supports a Preamble Suppression mode as indicated by a one in bit 6 of the Basic
Mode Status Register (BMSR, address 01h.) If the station management entity (i.e. MAC or other
management controller) determines that all PHYs in the system support Preamble Suppression by
returning a one in this bit, then the station management entity need not generate preamble for each
management transaction.
The
DP83848-EP
requires
a
single
initialization
sequence
of
32
bits
of
preamble
following
hardware/software reset. This requirement is generally met by the mandatory pullup resistor on MDIO in
conjunction with a continuous MDC, or the management access made to determine whether Preamble
Suppression is supported.
While the DP83848-EP requires an initial preamble sequence of 32 bits for management initialization, it
does not require a full 32-bit sequence between each subsequent transaction. A minimum of one idle bit
between management transactions is required as specified in the IEEE 802.3u specification.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com