Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ST7LUS5 Datasheet(PDF) 53 Page - STMicroelectronics

Part # ST7LUS5
Description  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LUS5 Datasheet(HTML) 53 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 49Page - STMicroelectronics ST7LUS5 Datasheet HTML 50Page - STMicroelectronics ST7LUS5 Datasheet HTML 51Page - STMicroelectronics ST7LUS5 Datasheet HTML 52Page - STMicroelectronics ST7LUS5 Datasheet HTML 53Page - STMicroelectronics ST7LUS5 Datasheet HTML 54Page - STMicroelectronics ST7LUS5 Datasheet HTML 55Page - STMicroelectronics ST7LUS5 Datasheet HTML 56Page - STMicroelectronics ST7LUS5 Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
Power saving modes
53/124
Figure 25.
AWUFH mode flowchart
1.
WDGHALT is an option bit. See option bytes in Section 14.1.1: Flash configuration for more details.
2.
Peripheral clocked with an external clock source can still be active.
3.
Only an AWUFH interrupt and some specific interrupts can exit the MCU from Halt mode (such as external
interrupt). Refer to Table 15: Interrupt mapping on page 39 for more details.
4.
Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are
set to the current software priority level of the interrupt routine and recovered when the CC register is
popped.
RESET
INTERRUPT(3)
Y
N
N
Y
CPU
MAIN OSC
PERIPHERALS(2)
I[1:0] BITS
OFF
OFF
10
OFF
FETCH RESET VECTOR
OR SERVICE INTERRUPT
CPU
MAIN OSC
PERIPHERALS
I[1:0] BITS
ON
OFF
XX(4)
ON
CPU
MAIN OSC
PERIPHERALS
I[1:0] BITS
ON
ON
XX(4)
ON
64 CPU CLOCK
DELAY
WATCHDOG
ENABLE
DISABLE
WDGHALT(1)
0
WATCHDOG
RESET
1
CYCLE
AWU RC OSC
ON
AWU RC OSC
OFF
AWU RC OSC
OFF
HALT INSTRUCTION
(Active Halt disabled)
(AWUCSR.AWUEN=1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com