ST7LUS5 datasheet(61/124 Pages) STMICROELECTRONICS

61 / 124 page

ST7LUS5, ST7LU05, ST7LU09

I/O ports

61/124

9.6

I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR

registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that

prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 27.

Other transitions are potentially risky and should be avoided, since they are likely to present

unwanted side-effects such as spurious interrupt generation.

Figure 27.

Interrupt I/O port state transitions

The I/O port register configurations are summarized in the following table:

Note: After reset, to configure PA3 as a general purpose output, the application has to

program the MUXCR0 and MUXCR1 registers. See Section 6.4 on page 36.

Table 31.

Port configuration

Port

Pin name

Input (DDR=0)

Output (DDR=1)

OR = 0

OR = 1

OR = 0

OR = 1

Port A

PA0:2,

PA4:5

floating

pull-up interrupt

open drain

push-pull

PA3

open drain

push-pull

Table 32.

I/O port register map and reset values

Address (Hex.) Register label

7654

3210

0000h

PADR

Reset value

MSB

0000

000

LSB

0001h

PADDR

Reset value

MSB

0000

100

LSB

0002h

PAOR

Reset value

MSB

0000

001

LSB

floating/pull-up

interrupt

INPUT

floating

(reset state)

INPUT

open-drain

OUTPUT

push-pull

OUTPUT

XX = DDR, OR

ST7LUS5 Datasheet(PDF) 61 Page - STMicroelectronics

ST7LUS5 Datasheet(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL