Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

HC705RC16GRS/D Datasheet(PDF) 71 Page - NXP Semiconductors

Part # HC705RC16GRS/D
Description  The MC68HC705RC16 is a low-cost addition to the M68HC05 Family of microcontrollers (MCUs) and is suitable for remote control applications.
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705RC16GRS/D Datasheet(HTML) 71 Page - NXP Semiconductors

Back Button HC705RC16GRS/D Datasheet HTML 67Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 68Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 69Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 70Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 71Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 72Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 73Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 74Page - NXP Semiconductors HC705RC16GRS/D Datasheet HTML 75Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 120 page
background image
Carrier Modulator Transmitter (CMT)
Carrier Generator
MC68HC705RC16 — Rev. 3.0
General Release Specification
Carrier Modulator Transmitter (CMT)
PH0–PH5 and PL0–PL5 — Primary Carrier High and Low Time Data
Values
When selected, these bits contain the number of input clocks required
to generate the carrier high and low time periods. When operating in
time mode (see 9.5.1 Time Mode), this register pair is always
selected. When operating in FSK mode (see 9.5.2 FSK Mode), this
register pair and the secondary register pair are alternately selected
under control of the modulator. The primary carrier high and low time
values are undefined out of reset. These bits must be written to
non-zero values before the carrier generator is enabled to avoid
spurious results.
NOTE:
Writing to CHR1 to update PH0–PH5 or to CLR1 to update PL0–PL5 will
also update the IRO latch. When MCGEN (bit 0 in the MCSR) is clear,
the IRO latch value appears on the IRO output pin. Care should be taken
that bit 7 of the data to be written to CHR1 or CHL1 should contain the
desired state of the IRO latch.
SH0–SH5 and SL0–SL5 — Secondary Carrier High and Low Time Data
Values
When selected, these bits contain the number of input clocks required
to generate the carrier high and low time periods. When operating in
time mode (see 9.5.1 Time Mode), this register pair is never selected.
When operating in FSK mode (see 9.5.2 FSK Mode), this register pair
and the secondary register pair are alternately selected under control
Address:
$0013
Bit 7
654321
Bit 0
Read:
0
0
SL5
SL4
SL3
SL2
SL1
SL0
Write:
Reset:
0
0
UUUUUU
U = Unaffected
Figure 9-6. Carrier Generator Data Register CLR2
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com