Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

AT89C51CC02CA-RATUM Datasheet(PDF) 130 Page - ATMEL Corporation

Part # AT89C51CC02CA-RATUM
Description  Enhanced 8-bit Microcontroller with CAN Controller and Flash
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51CC02CA-RATUM Datasheet(HTML) 130 Page - ATMEL Corporation

Back Button AT89C51CC02CA-RATUM Datasheet HTML 126Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 127Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 128Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 129Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 130Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 131Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 132Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 133Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 134Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 156 page
background image
130
AT/T89C51CC02
4126J–CAN–05/06
Registers
Table 103. ADCF Register
ADCF (S:F6h)
ADC Configuration
Reset Value = 0000 0000b
Table 104. ADCON Register
ADCON (S:F3h)
ADC Control Register
Reset Value = X000 0000b
76
54
32
1
0
CH 7
CH 6
CH 5
CH 4
CH 3
CH 2
CH 1
CH 0
Bit
Number
Bit
Mnemonic
Description
7 - 0
CH 0:7
Channel Configuration
Set to use P1.x as ADC input.
Clear to use P1.x as standart I/O port.
76
54
32
1
0
-
PSIDLE
ADEN
ADEOC
ADSST
SCH2
SCH1
SCH0
Bit
Number
Bit
Mnemonic
Description
7-
Reserved
The value read from these bits are indeterminate. Do not set these bits.
6
PSIDLE
Pseudo Idle Mode (Best Precision)
Set to put in idle mode during conversion
Clear to convert without idle mode.
5ADEN
Enable/Standby Mode
Set to enable ADC
Clear for Standby mode.
4ADEOC
End Of Conversion
Set by hardware when ADC result is ready to be read. This flag can generate an
interrupt.
Must be cleared by software.
3
ADSST
Start and Status
Set to start an A/D conversion.
Cleared by hardware after completion of the conversion
2-0
SCH2:0
Selection of Channel to Convert
See Table 102



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com