| Electronic Components Datasheet Search |
|
56F8167 Datasheet(PDF) 26 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F8167 Datasheet(HTML) 26 Page - Freescale Semiconductor, Inc |
|
26 / 184 page ![]() 56F8367 Technical Data, Rev. 8 26 Freescale Semiconductor Preliminary GPIOD0 (CS2) (CAN2_TX) 55 P6 Input/ Output Output Open Drain Output Input, pull-up enabled Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. Chip Select — CS2 may be programmed within the EMI module to act as a chip select for specific areas of the external memory map. Depending upon the state of the DRV bit in the EMI Bus Control Register (BCR), CS2 is tri-stated when the external bus is inactive. Most designs will want to change the DRV state to DRV = 1 instead of using the default setting. FlexCAN2 Transmit Data — CAN output. At reset, this pin is configured as GPIO. This configuration can be changed by setting bit 0 in the GPIO_D_PER register. Then change bit 4 in the SIM_GPS register to select the desired peripheral function. To deactivate the internal pull-up resistor, clear bit 0 in the GPIOD_PUR register. GPIOD1 (CS3) (CAN2_RX) 56 L6 Schmitt Input/ Output Output Schmitt Input Input, pull-up enabled Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. Chip Select — CS3 may be programmed within the EMI module to act as a chip select for specific areas of the external memory map. Depending upon the state of the DRV bit in the EMI Bus Control Register (BCR), CS3 is tri-stated when the external bus is inactive. Most designs will want to change the DRV state to DRV = 1 instead of using the default setting. FlexCAN2 Receive Data — This is the CAN input. This pin has an internal pull-up resistor. At reset, this pin is configured as GPIO. This configuration can be changed by setting bit 1 in the GPIO_D_PER register. Then change bit 5 in the SIM_GPS register to select the desired peripheral function. To deactivate the internal pull-up resistor, clear bit 1 in the GPIOD_PUR register. Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA (Continued) Signal Name Pin No. Ball No. Type State During Reset Signal Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |