| Electronic Components Datasheet Search |
|
TMP86CS64AFG Datasheet(PDF) 37 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86CS64AFG Datasheet(HTML) 37 Page - Toshiba Semiconductor |
|
37 / 202 page ![]() Page 27 TMP86CS64AFG 2.2.4.2 IDLE1/2 and SLEEP1/2 Modes The IDLE1/2 and SLEEP1/2 modes controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is held during the IDLE1/2 or SLEEP1/2 mode. 1. The CPU and watchdog timer are halted. On-chip peripherals continue operation. 2. The data memory, registers, program status words, port output latches hold the status that acti- vated the IDLE1/2 or SLEEP1/2 mode. 3. The program counter holds the address of the instruction after next to the instruction to activate IDLE1/2 or SLEEP1/2 mode. Figure 2-10 IDLE1/2 and SLEEP1/2 Modes CPU and WDT halted Interrupt processing Reset Yes No No No No IMF = "1" Reset input Yes Yes (Interrupt service routine) (Normal execution) Interrupt request Entering the IDLE1/2 or SLEEP1/2 mode (Instruction) Execution of the instruction immediately following the instruction that activated the IDLE1/2 or SLEEP1/2 mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |