CSG14K_CSG8K datasheet(39/114 Pages) AMSOSRAM

39 / 114 page

Document Feedback

CSG14K_CSG8K

Functional Description

Datasheet

• PUBLIC

DS000571

• v2-01 • 2023-Feb-10

113

│ 38

Information

Disabling shutter lag matching causes an image artefact when operating the sensor in

pipelined mode. This artefact shows up as one bright row in the output image. The location

of that row depends on when the pipelined exposure started.

Figure 35:

State Diagram: Sequential Operation, No Shutter Lag at Start

7.2.7

Sensor Control Modes

Figure 36:

Control Mode Register

Reg.Name

Bank

Addr

Bits

Def.

Description

CTRL_MODE

[2:0]

0: Full external

1: Programmed external

2: Triggered internal

3: Streaming

4: In-line streaming

The travel through the state diagrams of Figure 34 and Figure 35 can be externally controlled

with the sensor inputs REQ_EXP and REQ_FRAME and a bunch of register settings (which

will be detailed in further sections). This can be done in a number of different modes (each

varying slightly in behavior and level of dependency on I/O control versus register

configuration).

The control mode is set with the CTRL_MODE register, as listed in Figure 37.

EXPOSURE

GLOB

IDLE

RESET

READOUT

Actual

exposure

CSG14K_CSG8K Datasheet(PDF) 39 Page - ams-OSRAM AG

CSG14K_CSG8K Datasheet(HTML) 39 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL