Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

CSG14K_CSG8K Datasheet(PDF) 66 Page - ams-OSRAM AG

Part # CSG14K_CSG8K
Description  13.8 Mp_8.3 Mp High Speed Global Shutter CMOS Image Sensor
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSOSRAM [ams-OSRAM AG]
Direct Link  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

CSG14K_CSG8K Datasheet(HTML) 66 Page - ams-OSRAM AG

Back Button CSG14K_CSG8K Datasheet HTML 62Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 63Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 64Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 65Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 66Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 67Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 68Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 69Page - ams-OSRAM AG CSG14K_CSG8K Datasheet HTML 70Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 114 page
background image
Document Feedback
CSG14K_CSG8K
Functional Description
Datasheet
• PUBLIC
DS000571
• v2-01 • 2023-Feb-10
113
│ 65
Information
The information in the section above needs to be aligned with the sensor configuration as
provided in the common upload file. Make sure to check the latest version of datasheet
and common upload files on the ams.com product page under Tools & Resources.
In addition to the Common Upload sequence, an additional SPI write is required to indicate if
the sensor has a monochrome pixel array, or includes the Bayer RGB color pattern. Configure
the sensor according to Figure 70. Besides the COLOR_MODE, also 2 additional registers
need to be set when using a color sensor in binning mode according to Figure 71. Make sure
not to overwrite other bits of register 118.
Figure 70:
Color Mode
Register Name
Bank
Address
Bits
Description
COLOR_MODE
4
4
[0]
0: Mono
1: Color
Figure 71:
Only set in case of 12b binning mode
Register Name
Bank
Address
Bits
Description
-
1
118
[10:7]
5: Mono (default)
3: Color
-
1
118
[19:16]
5: Mono (default)
3: Color
Set PLL
Starting from the input clock frequency and the targeted output data rate, 4 parameters must
be calculated to correctly configure the PLL. Then the PLL must be configured using the
upload sequence below.
Figure 72:
PLL Configuration Sequence
#
Register
Bank
Address
Value
1
PLL_DIV
0
78
See calculation below
2
PLL_WRAP_ADC_DIV
0
86
See calculation below
3
PLL_WRAP_MAIN_DIV
0
87
See calculation below
4
PLL_RST_N
0
80
1
5
Wait at least 10 µs
6
PLL_PD_N
0
77
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com