Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ISPCLOCK5600A Datasheet(PDF) 13 Page - Lattice Semiconductor

Part # ISPCLOCK5600A
Description  In-System Programmable, Enhanced Zero-Delay, Clock Generator with Universal Fan-Out Buffer
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ISPCLOCK5600A Datasheet(HTML) 13 Page - Lattice Semiconductor

Back Button ISPCLOCK5600A Datasheet HTML 9Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 10Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 11Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 12Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 13Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 14Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 15Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 16Page - Lattice Semiconductor ISPCLOCK5600A Datasheet HTML 17Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 51 page
background image
Lattice Semiconductor
ispClock5600A Family Data Sheet
1-13
Timing Specifications
Skew Matching
Programmable Skew Control
Control Functions
Figure 1-7. RESET and Profile Select Timing
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
tSKEW
Output-output Skew
Between any two identically configured and loaded
outputs regardless of bank.
50
ps
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
tSKRANGE
Skew Control Range
1
Fine Skew Mode, fVCO = 320 MHz
5.86
ns
Fine Skew Mode, fVCO = 800 MHz
2.34
Coarse Skew Mode, fVCO = 320 MHz
11.72
Coarse Skew Mode, fVCO = 800 MHz
4.68
SKSTEPS
Skew Steps per range
16
tSKSTEP
Skew Step Size
2
Fine Skew Mode, fVCO = 320 MHz
390
ps
Fine Skew Mode, fVCO = 800 MHz
156
Coarse Skew Mode, fVCO = 320 MHz
780
Coarse Skew Mode, fVCO = 800 MHz
312
tSKERR
Skew Time Error
3
Fine skew mode
30
ps
Coarse skew mode
50
1. Skew control range is a function of VCO frequency (fVCO). In fine skew mode TSKRANGE = 15/(8 x fVCO).
In coarse skew mode TSKRANGE = 15/(4 x fVCO).
2. Skew step size is a function of VCO frequency (fVCO). In fine skew mode TSKSTEP = 1/(8 x fVCO).
In coarse skew mode TSKSTEP = 1/(4 x fVCO).
3. Only applicable to outputs with non-zero skew settings.
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
tDIS/OE
Delay Time, OEX or OEY to Output Disabled/
Enabled
—10
20
ns
tDIS/GOE
Delay Time, GOE to Output Disabled/Enabled
10
20
ns
tSUSGATE
Setup Time, SGATE to Output Clock Start/
Stop
3
cycles
1
tPLL_RSTW
PLL Reset Pulse Width
2
1—
ms
tRSTW
Logic Reset Pulse Width
3
20
ns
tHPS_RST
Hold time for RESET past change in PS[0..1]
20
ns
1. Output clock cycles for the particular output being controlled.
2. Will completely reset PLL.
3. Will only reset digital logic.
tHPS_RST
tPLL_RSTW
PS[0..1]
RESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com