Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

M32C/86 Datasheet(PDF) 263 Page - Renesas Technology Corp

Part # M32C/86
Description  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 Datasheet(HTML) 263 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 259Page - Renesas Technology Corp M32C/86 Datasheet HTML 260Page - Renesas Technology Corp M32C/86 Datasheet HTML 261Page - Renesas Technology Corp M32C/86 Datasheet HTML 262Page - Renesas Technology Corp M32C/86 Datasheet HTML 263Page - Renesas Technology Corp M32C/86 Datasheet HTML 264Page - Renesas Technology Corp M32C/86 Datasheet HTML 265Page - Renesas Technology Corp M32C/86 Datasheet HTML 266Page - Renesas Technology Corp M32C/86 Datasheet HTML 267Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 263 / 505 page
background image
Page 240
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
18. A/D Converter
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
Function
A/D0 Control Register 2(1)
Bit Name
Bit
Symbol
Symbol
Address
After Reset
AD0CON2
039416
XX0X X0002
RW
RW
RW
RW
RW
RW
SMP
APS0
APS1
(b4 - b3)
(b7 - b6)
TRG0
A/D Conversion
Method Select Bit
Analog Input Port
Select Bit(2, 3)
0 : Without the sample and hold funtion
1 : With the sample and hold function
External Trigger
Request Cause
Select Bit
0 : Selects ADTRG
1 : Selects a timer B2 interrupt request
of the three-phase motor control
timer functions (after the ICTB2
counter completes counting)
b2b1
0 0 : AN0 to AN7, ANEX0, ANEX1
0 1 : AN150 to AN157
1 0 : AN00 to AN07
1 1 : AN20 to AN27
NOTES:
1. When the AD0CON2 register is rewritten during the A/D conversion, the conversion result is
indeterminate.
2. When the MSS bit in the AD0CON3 register is set to "1" (multi-port sweep mode enabled), set the
APS1 and APS0 bits to "012".
3. The APS1 and APS0 bits can be set to "102" or "112" in single-chip mode only.
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Reserved Bit
Set to "0".
When read, its content is indeterminate.
b7
b6
b5
b4
b3
b2
b1
b0
0 0
Figure 18.4 AD0CON2 Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com