Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

68HC05CL16 Datasheet(PDF) 71 Page - Motorola, Inc

Part # 68HC05CL16
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL16 Datasheet(HTML) 71 Page - Motorola, Inc

Back Button 68HC05CL16 Datasheet HTML 67Page - Motorola, Inc 68HC05CL16 Datasheet HTML 68Page - Motorola, Inc 68HC05CL16 Datasheet HTML 69Page - Motorola, Inc 68HC05CL16 Datasheet HTML 70Page - Motorola, Inc 68HC05CL16 Datasheet HTML 71Page - Motorola, Inc 68HC05CL16 Datasheet HTML 72Page - Motorola, Inc 68HC05CL16 Datasheet HTML 73Page - Motorola, Inc 68HC05CL16 Datasheet HTML 74Page - Motorola, Inc 68HC05CL16 Datasheet HTML 75Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 145 page
background image
June 11, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05CL48
TIMER
MOTOROLA
REV 2.0
8-19
8.3
ONE SECOND WATCH TIMER
The 1 second Watch Timer is a 15-bit free running counter which runs off the
32kHz external clock directly and is therefore not affected by Stop Mode or Wait
Mode. The Watch Timer is used to generate interrupts at 1 second interval to
wake up the CPU when the I-bit in the CCR is cleared. See Figure 8-7. The Watch
Timer overflow flag WTOF is set when the a transition from $7FFF to $0000
occurs and will cause an interrupt if the WTOIE-bit of the Watch Timer control and
status register (WTCSR $0023) is set to ‘1’. This flag is latched and should be
cleared by the Watch Timer interrupt service routine to prevent unwanted
interrupts. Writing a ‘0’ to the WTOF-bit or reset clears the WTOF-bit.
Power on or external reset has no effect on the free running counter and therefore
the counter state is unknown after reset. However, the Watch Timer can be reset
to a known state by writing a ‘1’ to the WTR-bit in the Watch Timer control and
status register. The WTOF flag is prevented from being set during software reset.
Reading the WTR-bit will always return a ‘0’.
The Watch Timer can be disabled by writing a ‘1’ to the WTOFF-bit of the Watch
Timer control and status register, the value of the Watch Timer is retained during
the off period.
Table 8-2. RTI and COP Rates 17.5kHz Bus Frequency
BUS FREQUENCY = 17.5 kHz
RT1:RT0
Div. Ratio
RTI Rate
COP Rate (RTIx7)
00
214
0.94 s
6.58 s
01
215
1.88 s
13.16 s
10
216
3.76 s
26.32 s
11
217
7.52 s
52.64 s



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com