Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

68HC05CL16 Datasheet(PDF) 86 Page - Motorola, Inc

Part # 68HC05CL16
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL16 Datasheet(HTML) 86 Page - Motorola, Inc

Back Button 68HC05CL16 Datasheet HTML 82Page - Motorola, Inc 68HC05CL16 Datasheet HTML 83Page - Motorola, Inc 68HC05CL16 Datasheet HTML 84Page - Motorola, Inc 68HC05CL16 Datasheet HTML 85Page - Motorola, Inc 68HC05CL16 Datasheet HTML 86Page - Motorola, Inc 68HC05CL16 Datasheet HTML 87Page - Motorola, Inc 68HC05CL16 Datasheet HTML 88Page - Motorola, Inc 68HC05CL16 Datasheet HTML 89Page - Motorola, Inc 68HC05CL16 Datasheet HTML 90Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 145 page
background image
GENERAL RELEASE SPECIFICATION
June 11, 1997
MOTOROLA
CALLER-ID
MC68HC05CL48
11-2
REV 2.0
11.1
FSK DEMODULATOR
The recovered signal consists of both the channel seizure information and the
message words. The original serial raw data is made available via the MCU
registers. See Section 11.7.2.
11.2
CARRIER DETECTOR
The Carrier Detect block will validate the carrier signal from the filter section. The
asynchronous carrier signal is considered valid if present for a minimum of 25ms.
A carrier dropout is confirmed if it is silent for more than 8ms. The carrier detect
signal will remain low until a dropout condition is detected. The carrier detect
output is available in a read-only register (CD) in Control/Status Register 2
(CLCSR2). It can also be overwritten by writing to CDO (Carrier Detect Override)
in the Control/Status Register 1 (CLCSR1) when enabled by writing a ‘1’ to CDOE
(Carrier Detect Override Enable) in the CLCSR3 register. A valid carrier can also
produce an interrupt to the CPU when enabled by the CDIE bit in CLCSR1. See
Section 11.7.1 and Section 11.7.2
Figure 11-2. Carrier Detect Interface
11.3
RT_L INTERRUPT
Figure 11-3 shows that the RT_L pin connected to a ring time circuit. When RDI1
is ‘low’, RT_L is pulled high by the external pull-up resistor. When RDI1 rises
above 1.0 volt, RT_L will be pulled low by the open-drain NMOS transistor and an
interrupt will be generated.
Note: RT_L interrupt is permanently disabled in the current design and can only
be enabled by a Metal Mask Option.
Carrier Detect
CDO
CDOE
CD
DB
CDIE
CDIF
Read
Interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com