Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MPC8315ECVRAGDA Datasheet(PDF) 49 Page - Freescale Semiconductor, Inc

Part # MPC8315ECVRAGDA
Description  PowerQUICC??II Pro Processor Hardware Specifications
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8315ECVRAGDA Datasheet(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button MPC8315ECVRAGDA Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC8315ECVRAGDA Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 112 page
background image
MPC8315E PowerQUICCII Pro Processor Hardware Specifications, Rev. 0
Freescale Semiconductor
49
I
2C
13.2
I2C AC Electrical Specifications
Table 48 provides the AC timing parameters for the I2C interface.
Input current (0 V
≤VIN ≤ NVDD)
IIN
—± 5
μA4
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. CB = capacitance of one bus line in pF.
3. See the
MPC8315E PowerQUICC II Pro Integrated Host Processor Reference Manual for information on the digital filter
used.
4. I/O pins obstruct the SDA and SCL lines if NVDD is switched off.
Table 48. I2C AC Electrical Specifications
All values refer to VIH (min) and VIL (max) levels (see Table 47)
Parameter
Symbol 1
Min
Max
Unit
SCL clock frequency
fI2C
0400
kHz
Low period of the SCL clock
tI2CL
1.3
μs
High period of the SCL clock
tI2CH
0.6
μs
Setup time for a repeated START condition
tI2SVKH
0.6
μs
Hold time (repeated) START condition (after this period, the first clock pulse is
generated)
tI2SXKL
0.6
μs
Data setup time
tI2DVKH
100
ns
Data hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
0 2
0.9 3
μs
Fall time of both SDA and SCL signals
tI2CF
4
300
ns
Setup time for STOP condition
tI2PVKH
0.6
μs
Bus free time between a STOP and START condition
tI2KHDX
1.3
μs
Noise margin at the LOW level for each connected device (including hysteresis)
VNL
0.1
× NVDD
V
Table 47. I2C DC Electrical Characteristics (continued)
At recommended operating conditions with NVDD of 3.3 V ± 300 mv
Parameter
Symbol
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com