| Electronic Components Datasheet Search |
|
IMX53CEC Datasheet(PDF) 46 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
IMX53CEC Datasheet(HTML) 46 Page - Freescale Semiconductor, Inc |
|
46 / 204 page ![]() i.MX53xD Applications Processors for Consumer Products, Rev. 2 46 Freescale Semiconductor Electrical Characteristics 4.6 System Modules Timing This section contains the timing and electrical parameters for the modules in the i.MX53xD processor. 4.6.1 Reset Timings Parameters Figure 8 shows the reset timing and Table 31 lists the timing parameters. Figure 8. Reset Timing Diagram 4.6.2 WDOG Reset Timing Parameters Figure 9 shows the WDOG reset timing and Table 32 lists the timing parameters. Figure 9. WATCHDOG_RST Timing Diagram NOTE CKIL is approximately 32 kHz. TCKIL is one period or approximately 30 μs. 4.6.3 Clock Amplifier Parameters (CKIH1, CKIH2) The input to Clock Amplifier (CAMP) is internally ac-coupled allowing direct interface to a square wave or sinusoidal frequency source. No external series capacitors are required. Table 31. Reset Timing Parameters ID Parameter Min Max Unit CC1 Duration of RESET_IN to be qualified as valid (input slope = 5 ns) 50 — ns Table 32. WATCHDOG_RST Timing Parameters ID Parameter Min Max Unit CC5 Duration of WATCHDOG_RESET Assertion 1 — TCKIL RESET_IN CC1 (Input) WATCHDOG_RST CC5 (Input) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |