Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM32F050C4 Datasheet(PDF) 71 Page - STMicroelectronics

Part # STM32F050C4
Description  Low- and medium-density advanced ARM-based 32-bit MCU with up to 32 Kbytes Flash, timers, ADC and comm. interfaces
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F050C4 Datasheet(HTML) 71 Page - STMicroelectronics

Back Button STM32F050C4 Datasheet HTML 67Page - STMicroelectronics STM32F050C4 Datasheet HTML 68Page - STMicroelectronics STM32F050C4 Datasheet HTML 69Page - STMicroelectronics STM32F050C4 Datasheet HTML 70Page - STMicroelectronics STM32F050C4 Datasheet HTML 71Page - STMicroelectronics STM32F050C4 Datasheet HTML 72Page - STMicroelectronics STM32F050C4 Datasheet HTML 73Page - STMicroelectronics STM32F050C4 Datasheet HTML 74Page - STMicroelectronics STM32F050C4 Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 97 page
background image
STM32F050xx
Electrical characteristics
Doc ID 023683 Rev 1
71/97
Figure 22.
I/O AC characteristics definition
6.3.14
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 45: I/O static characteristics).
Unless otherwise specified, the parameters given in Table 48 are derived from tests
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 15: General operating conditions.
Figure 23.
Recommended NRST pin protection
1.
The reset network protects the device against parasitic resets.
2.
The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 48. Otherwise the reset will not be taken into account by the device.
ai14131
10%
90%
50%
tr(IO)out
OUTPUT
EXT ERNAL
ON 50pF
Maximum fr equency is achieved if (tr + tf) £ 2/3)T and if the duty cycle is (45-55%)
10%
50%
90%
when loaded by 50pF
T
tr(IO)out
Table 48.
NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST)
(1)
1.
Guaranteed by design, not tested in production.
NRST input low level voltage
–0.3
-
0.8
V
VIH(NRST)
(1)
NRST input high level voltage
2
-
VDD+0.3
Vhys(NRST)
NRST Schmitt trigger voltage
hysteresis
-
200
-
mV
RPU
Weak pull-up equivalent resistor(2)
2.
The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
to the series resistance must be minimum
(~10% order)
.
VIN = VSS
25
40
55
k
Ω
VF(NRST)
(1)
NRST input filtered pulse
-
-
100
ns
VNF(NRST)
(1)
NRST input not filtered pulse
300
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com