| Electronic Components Datasheet Search |
|
ADE7759 Datasheet(PDF) 31 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE7759 Datasheet(HTML) 31 Page - Analog Devices |
|
31 / 36 page ![]() REV. A ADE7759 –31– Mode Register (06H) The ADE7759 functionality is configured by writing to the mode register—see Figure 45. Table VI summarizes the functionality of each bit in the mode register. Table VI. Mode Register Bit Bit Location Mnemonic Description 0 DISHPF The HFP (high-pass filter) in Channel 1 is disabled when this bit is set. 1 DISLPF2 The LPF (low-pass filter) after the multiplier (LPF2) is disabled when this bit is set. 2 DISCF The frequency output CF is disabled when this bit is set. 3 DISSAG The line voltage sag detection is disabled when this bit is set. 4 ASUSPEND By setting this bit to Logic 1, both ADE7759s’ A/D converters can be turned off. In normal operation, this bit should be left at Logic 0. All digital functionality can be stopped by suspending the clock signal at CLKIN pin. 5 TEMPSEL The temperature conversion starts when this bit is set to 1. This bit is automatically reset to 0 when the temperature conversion is finished. 6SWRST Software Chip Reset. A data transfer should not take place to the ADE7759 for at least 18 µs after a software reset. 7 CYCMODE Setting this bit to Logic 1 places the chip in line cycle energy accumulation mode. 8DISCH1 ADC 1 (Channel 1) inputs are internally shorted together. 9DISCH2 ADC 2 (Channel 2) inputs are internally shorted together. 10 SWAP By setting this bit to Logic 1 the analog inputs V2P and V2N are connected to ADC 1 and the analog inputs V1P and V1N are connected to ADC 2. 12, 11 DTRT1, 0 These bits are used to select the waveform register update rate. DTRT1 DTRT0 Update Rate 00 27.9 kSPS (CLKIN/128) 01 14 kSPS (CLKIN/256) 10 7 kSPS (CLKIN/512) 11 3.5 kSPS (CLKIN/1024) 14, 13 WAVSEL1, 0 These bits are used to select the source of the sampled data for the waveform register. WAVSEL1, 0 Length Source 00 24 bits Active Power Signal (output of LPF2) 01 40 bits Channel 1 and Channel 2 10 24 bits Channel 1 11 24 bits Channel 2 15 TEST1 Writing a Logic 1 to this bit position places the ADE7759 in test mode. This is intended for fac- tory testing only and should be left at 0. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |