ADE7759_15 datasheet(29/36 Pages) AD

29 / 36 page

REV. A

ADE7759

–29–

Address

Name

R/W

No. of Bits

Default

Description

0Bh

APGAIN

R/W

Active Power Gain Adjust. This is a 12-bit register. The active power

calculation can be calibrated by writing to this register. The calibration

range is

±50% of the nominal full-scale active power. The resolution of the

gain adjust is 0.0244%/LSB—see Channel 1 ADC Gain Adjust section.

0Ch

PHCAL

R/W

Phase Calibration Register. The phase relationship between Channel 1

and Channel 2 can be adjusted by writing to this 8-bit register. The

valid content of this twos complement register is between 9Eh and

5Ch, which is a phase difference of –2.365

∞ to +2.221∞ at 60 Hz in

0.0241

∞ steps—see Phase Compensation section.

0Dh

APOS

R/W

Active Power Offset Correction. This 16-bit register allows small off-

sets in the Active Power calculation to be removed—see Active Power

Calculation section.

0Eh

ZXTOUT

R/W

FFFh

Zero Cross Timeout. If no zero crossings are detected on Channel 2

within a time period specified by this 12-bit register, the interrupt

request line (

IRQ) will be activated. The maximum timeout period is

0.15 seconds—see Zero Crossing Detection section.

0Fh

SAGCYC

R/W

FFh

Sag Line Cycle Register. This 8-bit register specifies the number of

consecutive half-line cycles the signal on Channel 2 must be below

SAGLVL before the

SAG output is activated—see Voltage Sag

Detection section.

10h

IRQEN

R/W

40h

Interrupt Enable Register. ADE7759 interrupts may be deactivated at

any time by setting the corresponding bit in this 8-bit enable register to

Logic 0. The status register will continue to register an interrupt event

even if disabled. However, the

IRQ output will not be activated—see

Interrupts section.

11h

SAGLVL

R/W

Sag Voltage Level. An 8-bit write to this register determines at what

peak signal level on Channel 2 the

SAG pin will become active. The

signal must remain low for the number of cycles specified in the

SAGCYC register before the

SAG pin is activated—see Line Voltage

Sag Detection section.

12h

TEMP

Temperature Register. This is an 8-bit register which contains the

result of the latest temperature conversion—see Temperature

Measurement section.

13h

LINECYC

R/W

3FFFh

Line Cycle Energy Accumulation Mode Half-Cycle Register. This

14-bit register is used during line cycle energy accumulation mode to

set the number of half-line cycles active energy is accumulated—see

Line Cycle Energy Accumulation Mode section.

14h

LENERGY

Line Cycle Energy Accumulation Mode Active Energy Register. This

40-bit register accumulates active energy during line cycle energy

accumulation mode. The number of half-line cycles is set by the

LINECYC register—see Line Cycle Energy Accumulation Mode section.

15h

CFNUM

R/W

CF Frequency Divider Numerator Register. The output frequency on

the CF pin is adjusted by writing to this 12-bit read/write register—see

Energy to Frequency Conversion section.

1Eh

CHKSUM

Checksum Register. This 6-bit read-only register is equal to the sum of

all the ones in the previous read—see Serial Read Operation section.

1Fh

DIEREV

01h

Die Revision Register. This 8-bit read-only register contains the revision

number of the silicon.

ADE7759 Datasheet(PDF) 29 Page - Analog Devices

ADE7759 Datasheet(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL