PM0215 datasheet(81/91 Pages) STMICROELECTRONICS

81 / 91 page

PM0215

Core peripherals

Doc ID 022979 Rev 1

81/91

4.3.4

System control register (SCR)

Address offset: 0x10

Reset value: 0x0000 0000

The SCR controls features of entry to and exit from low power state.

Reserved

4321

Reserved

SEVON

PEND

Res.

SLEEP

DEEP

SLEEP

EXIT

Res.

Bits 31:5 Reserved, must be kept cleared

Bit 4 SEVEONPEND Send Event on Pending bit

When an event or interrupt enters pending state, the event signal wakes up the processor from

WFE. If the processor is not waiting for an event, the event is registered and affects the next

WFE.

The processor also wakes up on execution of an SEV instruction or an external event

0: Only enabled interrupts or events can wakeup the processor, disabled interrupts are

excluded

1: Enabled events and all interrupts, including disabled interrupts, can wakeup the

processor.

Bit 3 Reserved, must be kept cleared

Bit 2 SLEEPDEEP

Controls whether the processor uses sleep or deep sleep as its low power mode:

0: Sleep

1: Deep sleep.

Bit 1 SLEEPONEXIT

Configures sleep-on-exit when returning from Handler mode to Thread mode. Setting this bit to

1 enables an interrupt-driven application to avoid returning to an empty main application.

0: Do not sleep when returning to Thread mode.

1: Enter sleep, or deep sleep, on return to Thread mode from an interrupt service routine.

Bit 0 Reserved, must be kept cleared

PM0215 Datasheet(PDF) 81 Page - STMicroelectronics