Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SI5341 Datasheet(PDF) 27 Page - Silicon Laboratories

Part # SI5341
Description  Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5341 Datasheet(HTML) 27 Page - Silicon Laboratories

Back Button SI5341_16 Datasheet HTML 23Page - Silicon Laboratories SI5341_16 Datasheet HTML 24Page - Silicon Laboratories SI5341_16 Datasheet HTML 25Page - Silicon Laboratories SI5341_16 Datasheet HTML 26Page - Silicon Laboratories SI5341_16 Datasheet HTML 27Page - Silicon Laboratories SI5341_16 Datasheet HTML 28Page - Silicon Laboratories SI5341_16 Datasheet HTML 29Page - Silicon Laboratories SI5341_16 Datasheet HTML 30Page - Silicon Laboratories SI5341_16 Datasheet HTML 31Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 53 page
background image
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Jitter Generation Locked to Ex-
ternal Clock3
JGEN
Integer Mode4
12 kHz to 20 MHz
140
180
fs rms
Fractional/DCO Mode5
12 kHz to 20 MHz
160
210
fs rms
JPER
Derived from integrated
phase noise
110
fs pk-pk
JCC
180
fs pk
JPER
N = 10,000 cycles Integer
or Fractional Mode4, 5 .
Measured in the time do-
main. Performance is limi-
ted by the noise floor of
the equipment.
7400
fs pk-pk
JCC
6700
fs pk
Jitter Generation Locked to Ex-
ternal XTAL
XTAL Frequency = 48 MHz
JGEN
Integer Mode4
12 kHz to 20 MHz
90
140
fs rms
Fractional/DCO Mode5
12 kHz to 20 MHz
115
170
fs rms
JPER
Derived from integrated
phase noise
110
fs pk-pk
JCC
180
fs pk
JPER
N = 10, 000 cycles Integer
or Fractional Mode.4, 5
Measured in the time do-
main. Performance is limi-
ted by the noise floor of
the equipment.
7400
fs pk-pk
JCC
6600
fs pk
XTAL Frequency = 25 MHz
JGEN
Integer Mode4
12 kHz to 20 MHz
115
140
fs rms
Fractional Mode5
12 kHz to 20 MHz
140
190
fs rms
Notes:
1. PLL lock time is measured by first letting the PLL lock, then turning off the input clock, and then turning on the input clock. The
time from the first edge of the input clock being re-applied until LOL de-asserts is the PLL lock time.
2. Measured as time from valid VDD and VDD33 rails (90% of their value) to when the serial interface is ready to respond to com-
mands. Measured in SPI 4-wire mode, with SCLK @ 10 MHz.
3. Jitter generation test conditions fIN = 100 MHz, fOUT = 156.25 MHz LVPECL.
4. Integer mode assumes that the output dividers (Nn/Nd) are configured with an integer value.
5. Fractional and DCO modes assume that the output dividers (Nn/Nd) are configured with a fractional value and the feedback divid-
er is integer.
Si5341/40 Rev D Data Sheet
Electrical Specifications
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 26



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com