Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SPEAR600 Datasheet(PDF) 79 Page - STMicroelectronics

Part # SPEAR600
Description  Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR600 Datasheet(HTML) 79 Page - STMicroelectronics

Back Button SPEAR600 Datasheet HTML 75Page - STMicroelectronics SPEAR600 Datasheet HTML 76Page - STMicroelectronics SPEAR600 Datasheet HTML 77Page - STMicroelectronics SPEAR600 Datasheet HTML 78Page - STMicroelectronics SPEAR600 Datasheet HTML 79Page - STMicroelectronics SPEAR600 Datasheet HTML 80Page - STMicroelectronics SPEAR600 Datasheet HTML 81Page - STMicroelectronics SPEAR600 Datasheet HTML 82Page - STMicroelectronics SPEAR600 Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 97 page
background image
SPEAr600
Timing characteristics
Doc ID 16259 Rev 3
79/97
Figure 31.
Output address signal waveforms 16-bit NAND Flash configuration
Figure 32.
In/out data signal waveforms for 16-bit NAND Flash configuration
Table 49.
Timing characteristics for 16-bit NAND Flash configuration
Parameter
Min
Max
TCLE
-16.85 ns
-19.38 ns
TALE
-16.84 ns
-19.37 ns
TWE (s=1)(1)
1.
TWE e TRE are the timings between the falling edge of NFCE and the once related to NFWE and NFRE,
respectively. Both are composed by the algebric sum of a fixed part (due to the internal delays of Spear)
and a programmable one in a FSMC register. The programmable one is equal to (s+1)*Thclk where
s=Tset. The values shown in the table are calculated using s=1
11.10 ns
13.04 ns
TRE (s=1)(1)
11.18 ns
13.05 ns
TIO (h=1)(2)
2.
TIO is the timing between the falling edge of NFCE and the first or the last change of NFIO depending on
the min or the max timing. It's composed by the algebric sum of a fixed part (due to the internal delays of
Spear) and a programmable one in a FSMC register. The programmable one is equal to h*Thclk where
h=Thiz. The values shown in the table are calculated using h=1.
3.
TREAD is the timing between the falling edge and the rising edge of NFRE. This value is fully
programmable and it's equal to
T(read) = (w+1)*T(hclk) >= T(re->io) + T(nfio->FFs)
where w=Twait; T(re->io) is the output delay of the NAND Flash and T(nfio->FFs) is the SPEAr600 internal
delay (~9 ns).
3.27 ns
11.35 ns
NFALE
NFCE
NFWE
NFIO
Address
TALE
TWE
TIO
NFCE
NFWE
NFIO (out)
Data Out
TIO
NFIO (in)
NFRE
TRE -> IO
TWE
TRE
TREAD
TNFIO -> FFs
(3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com