S29AS016J datasheet(40/59 Pages) CYPRESS

40 / 59 page

Document Number: 002-01122 Rev.*L

Page 40 of 59

S29AS016J

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit

I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is 1, the internally controlled erase cycle

has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is 0, the

device will accept additional sector erase commands. To ensure the command has been accepted, the system software should

check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check,

the last command might not have been accepted. Table shows the outputs for DQ3.

Notes

1. DQ5 switches to 1 when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See DQ5: Exceeded Timing Limits

on page 39 for more information.

2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

Write Operation Status

Operation

DQ7

(Note 2)

DQ6

DQ5

(Note 1)

DQ3

DQ2

(Note 2)

RY/BY#

Standard

Mode

Embedded Program Algorithm

DQ7#

Toggle

N/A

No toggle

Embedded Erase Algorithm

Toggle

Erase

Suspend

Mode

Reading within Erase

Suspended Sector

No toggle

N/A

Toggle

Reading within Non-Erase

Suspended Sector

Data

Erase-Suspend-Program

DQ7#

Toggle

N/A

S29AS016J Datasheet(PDF) 40 Page - Cypress Semiconductor

S29AS016J Datasheet(HTML) 40 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL