| Electronic Components Datasheet Search |
|
56F8167 Datasheet(PDF) 24 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F8167 Datasheet(HTML) 24 Page - Freescale Semiconductor, Inc |
|
24 / 184 page ![]() 56F8367 Technical Data, Rev. 7.0 24 Freescale Semiconductor Preliminary D7 (GPIOF0) 28 K1 Input/ Output Input/ Output In reset, output is disabled, pull-up is enabled Data Bus — D7 - D15 specify part of the data for external program or data memory accesses. Depending upon the state of the DRV bit in the EMI bus control register (BCR), D7 - D15 are tri-stated when the external bus is inactive. Most designs will want to change the DRV state to DRV = 1 instead of using the default setting. Port F GPIO — These nine GPIO pins can be individually programmed as input or output pins. At reset, these pins default to Data Bus functionality. To deactivate the internal pull-up resistor, clear the appropriate GPIO bit in the GPIOF_PUR register. Example: GPIOF0, clear bit 0 in the GPIOF_PUR register. D8 (GPIOF1) 29 K3 D9 (GPIOF2) 30 K2 D10 (GPIOF3) 32 K4 D11 (GPIOF4) 149 A5 D12 (GPIOF5) 150 A4 D13 (GPIOF6) 151 B5 D14 (GPIOF7) 152 C4 D15 (GPIOF8) 153 A3 RD 52 P5 Output In reset, output is disabled, pull-up is enabled Read Enable — RD is asserted during external memory read cycles. When RD is asserted low, pins D0 - D15 become inputs and an external device is enabled onto the data bus. When RD is deasserted high, the external data is latched inside the device. When RD is asserted, it qualifies the A0 - A23, PS, DS, and CSn pins. RD can be connected directly to the OE pin of a static RAM or ROM. Depending upon the state of the DRV bit in the EMI bus control register (BCR), RD is tri-stated when the external bus is inactive. Most designs will want to change the DRV state to DRV = 1 instead of using the default setting. To deactivate the internal pull-up resistor, set the CTRL bit in the SIM_PUDR register. Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA Signal Name Pin No. Ball No. Type State During Reset Signal Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |