Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

DA9072 Datasheet(PDF) 40 Page - Dialog Semiconductor

Part # DA9072
Description  Ultra-Low Quiescent Current PMIC
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

DA9072 Datasheet(HTML) 40 Page - Dialog Semiconductor

Back Button DA9072 Datasheet HTML 36Page - Dialog Semiconductor DA9072 Datasheet HTML 37Page - Dialog Semiconductor DA9072 Datasheet HTML 38Page - Dialog Semiconductor DA9072 Datasheet HTML 39Page - Dialog Semiconductor DA9072 Datasheet HTML 40Page - Dialog Semiconductor DA9072 Datasheet HTML 41Page - Dialog Semiconductor DA9072 Datasheet HTML 42Page - Dialog Semiconductor DA9072 Datasheet HTML 43Page - Dialog Semiconductor DA9072 Datasheet HTML 44Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 113 page
background image
DA9072
Ultra-Low Quiescent Current PMIC
Datasheet
Revision 3.0
14-Jun-2021
CFR0011-120-00
40 of 113
© 2021 Dialog Semiconductor
occur if VDD_PWR drops into the DPM or sleep region. For this example, a DPM setting of 4.6 V or
4.7 V is recommended for currents above 75 mA. Note
Figure 24: VDD_PWR DPM Setting Recommendations (Based on Typical USB Cable
Impedance)
4.6
Power Cycling
The power cycle function disables all outputs (buck, and LDOs) for a programmable time period and
then restarts. Power cycling can be initiated by a fault condition, RIN_N pushbutton, VDD_PWR
insertion, or I command. The primary purpose of power cycling is to clear a serious fault condition
such as IC over-temperature (OVT) or to reset the host.
4.6.1
Requested Power Cycle
The power cycle settings are configured at by SYS_PWR_CYC_0 (register 0x0012). There are three
methods to request a power cycle: by register write to PWR_CYC_FRC, by holding the RIN_N push
button low for the reset period, or by inserting and removing VDD_PWR. The setting options are
summarized in Table 28.
Table 28: Power Cycle Trigger Settings
PWR_CYC_EN
0x0012 [0]
PWR_CYC_MODE
0x0012 [1]
RIN_N RESET
Wake-Up Timer
VDD_PWR
Insertion /
Removal
PWR_CYC_FRC
0x0012 [2]
0x0
N/A
Disable
Disable
Disable
0x1
0x0
Disable
Enable
Enable
0x1
0x1
Enable
Disable
Enable
After any of these three host or user-initiated power cycles the buck and LDO outputs are disabled.
When auto-restart occurs, only the buck restarts. All register settings are preserved at restart with the
exception of the output enable registers. There is also a READ clear event bit STS_PWR_CYC
(register 0x0002 [1]) to indicate that a power cycle has occurred.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com