| Electronic Components Datasheet Search |
|
HC705P6AGRS/D Datasheet(PDF) 123 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705P6AGRS/D Datasheet(HTML) 123 Page - NXP Semiconductors |
|
123 / 134 page ![]() General Release Specification DC Electrical Charactertistics (VDD = 3.3 V) MC68HC705P6A — Rev. 1.0 General Release Specification Electrical Specifications 14.7 DC Electrical Charactertistics (VDD = 3.3 V) Characteristic Symbol Min Typ Max Unit Output Voltage Iload = 10.0 µA Iload = –10.0 µA VOL VOH — VDD –0.1 — — 0.1 — V Output High Voltage (Iload = –0.2 mA) PA0:7, PB5:7, PC2:7, PD5, TCMP (Iload = –1.2 mA) PC0:1 VOH VDD –0.3 VDD –0.3 — — — — V Output Low Voltage (Iload = 0.4 mA) PA0:7, PB5:7, PC2:7, PD5, TCMP (Iload = 2.5 mA) PC0:1 VOL — — — — 0.3 0.3 V Input High Voltage PA0:7, PB5:7, PC0:7, PD5, TCAP/PD7, IRQ/VPP, RESET, OSC1 VIH 0.7 x VDD —VDD V Input Low Voltage PA0:7, PB5:7, PC0:7, PD5, TCAP/PD7, IRQ/VPP, RESET, OSC1 VIL VSS — 0.2 x VDD V Supply Current Run Wait (A/D Converter On) Wait (A/D Converter Off) Stop 25 °C 0 °C to +70 °C (Standard) –40 °C to +85 °C (Extended) IDD — — — — — — 1.8 1.0 0.6 2 — — 2.5 1.4 1.0 20 40 50 mA mA mA µA µA µA I/O Ports High-Z Leakage Current PA0:7, PB5:7, PC0:7, PD5, TCAP/PD7 IIL —— ±10.0 µA A/D Ports H4i-Z Leakage Current PC3:7 IOZ —— ±1.0 µA Input Current RESET, IRQ/VPP, OSC1, PD7/TCAP IIN —— ±1.0 µA Input Pullup Current PA0:7 (With Pullup Enabled) IIN 75 175 350 µA Capaitance Ports (as Input or Output) RESET, IRQ/VPP COUT CIN — — — — 12 8 pF NOTES: 1. VDD = 3.3 Vdc ± 0.3 Vdc, VSS = 0 Vdc, TA = –40 °C to +85 °C, unless otherwise noted. 2. All values shown reflect pre-silicon estimates. 3. Typical values at midpoint of voltage range, 25 °C only. 4. Run (Operating) IDD, Wait IDD: To be measured using external square wave clock source (fosc = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs, CL = 20 pF on OSC2. 5. Wait, Stop IDD: All ports configured as inputs, VIL = 0.2 V, VIH = VDD –0.2 V. 6. Stop IDD to be measured with OSC1 = VSS. 7. Wait IDD will be affected linearly by the OSC2 capacitance. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |