2

Pin configuration

Figure 2. Pin configuration (top view)

V

CC

Source

Source

Source

Source

Source

GND

dv/dt

En/fault

I-Limit

N/C

AMG300320171101MT

Table 1. Pin description

Pin n°

Symbol

Note

1

GND

Ground pin.

2

dv/dt

The internal dv/dt circuit controls the slew rate of the output voltage on turn-on. The internal

capacitor allows a ramp-up time of around 1 ms. An external capacitor can be added to this pin to

increase the ramp time. If an additional capacitor is not required, this pin should be left open.

3

En/fault

The Enable/Fault pin is a tri-state, bi-directional interface. During normal operation the pin must be

left floating, or it can be used to disable the output of the device by pulling it to ground using an

open drain or open collector device.

If a thermal fault occurs, the voltage on this pin goes into an intermediate state to signal a monitor

circuit that the device is in thermal shutdown. It can be connected to another device of this family

to cause a simultaneous shutdown during thermal events.

4

I-Limit

A resistor between this pin and the Source pin sets the overload and short-circuit current limit

levels.

5

N/C

Not connected.

6 to 10

VOUT/Source

Connected to the source of the internal power MOSFET and to the output terminal of the fuse.

11

VCC

Exposed pad. Positive input voltage must be connected to VCC.

STEF12E

Pin configuration

DS12800 - Rev 2

page 3/19