Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SPEAR1310 Datasheet(PDF) 35 Page - STMicroelectronics

Part # SPEAR1310
Description  Dual-core Cortex A9 embedded MPU for communications
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1310 Datasheet(HTML) 35 Page - STMicroelectronics

Back Button SPEAR1310 Datasheet HTML 31Page - STMicroelectronics SPEAR1310 Datasheet HTML 32Page - STMicroelectronics SPEAR1310 Datasheet HTML 33Page - STMicroelectronics SPEAR1310 Datasheet HTML 34Page - STMicroelectronics SPEAR1310 Datasheet HTML 35Page - STMicroelectronics SPEAR1310 Datasheet HTML 36Page - STMicroelectronics SPEAR1310 Datasheet HTML 37Page - STMicroelectronics SPEAR1310 Datasheet HTML 38Page - STMicroelectronics SPEAR1310 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 57 page
background image
SPEAr1310
RS485 HDLC controller
Doc ID 17528 Rev 4
35/57
21
RS485 HDLC controller
21.1
Main features
The main features of the RS485 HDLC controllers are:
AMBA 2.0 compliant
AMBA slave interface, used to program RS485/HDLC
AMBA master interface, used to transfer data between DDR and IP
DMA engine included to alleviate CPU from transferring data
Data buffer queue making bulk data transfer more efficient
Interrupt Queue supplying more interrupt information
Miscellaneous Interrupt generation
Frame transmitted/received
End of data buffer queue
Buffer empty/ buffer filled
Tx/Rx DMA FIFO underflow/overflow
Interrupt queue overflow
Interrupt FIFO overflow
Abort generation and detection
Oversize and non-octet-aligned frame detection
CRC and alignment error generation
RS485 interface main features:
Five signals for each RS485 interface
Duplex Tx/Rx communication
Maximum Tx/Rx data rate 3.88 Mbps
Collision detection and automatic frame re-transmition
Data sending/sampling timing configurable
Tx data can be sent out after the rising/falling edge of Tx clock
Rx data are sampling at the rising/falling edge of Rx clock
No constraints on clock duty cycle, data sending/receiving only depends on the
rising/falling edge of Tx/Rx clock
HDLC controller main features:
Compliant with ISO/IEC13239
Standard HDLC frame code/decode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com