Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SPEAR1310 Datasheet(PDF) 37 Page - STMicroelectronics

Part # SPEAR1310
Description  Dual-core Cortex A9 embedded MPU for communications
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1310 Datasheet(HTML) 37 Page - STMicroelectronics

Back Button SPEAR1310 Datasheet HTML 33Page - STMicroelectronics SPEAR1310 Datasheet HTML 34Page - STMicroelectronics SPEAR1310 Datasheet HTML 35Page - STMicroelectronics SPEAR1310 Datasheet HTML 36Page - STMicroelectronics SPEAR1310 Datasheet HTML 37Page - STMicroelectronics SPEAR1310 Datasheet HTML 38Page - STMicroelectronics SPEAR1310 Datasheet HTML 39Page - STMicroelectronics SPEAR1310 Datasheet HTML 40Page - STMicroelectronics SPEAR1310 Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 57 page
background image
SPEAr1310
Universal asynchronous receiver/transmitter (UART)
Doc ID 17528 Rev 4
37/57
23
Universal asynchronous receiver/transmitter (UART)
A UART is responsible for performing the main task in serial communications with
computers. The device changes incoming parallel information to serial data that can be sent
on a communication line. The UART performs all the tasks, timing, parity checking, etc.
needed for the communication.
The UART is an APB module in the power bus subsystem; it supports standard
asynchronous communication bits (start, stop and parity), which are added prior to
transmission and removed on reception.
The UART can support serial data baud rate, dc up to UARTCLK_max_freq/16. It supports
modem control functions CTS, DCD, DSR, RTS, DTR and RI.
23.1
Main features
Separate 16x8 transmit and 16x12 receive first-in, first-out memory buffers (FIFOs)
Programmable FIFO disabling for 1-byte depth
Programmable baud rate generator
Independent masking of transmit FIFO, receive FIFO, receive timeout, modem status,
and error condition interrupts
Support for direct memory access (DMA)
False start bit detection
Line break generation and detection
Programmable hardware flow control
Fully-programmable serial interface characteristics:
data can be 5, 6, 7, or 8 bits
even, odd, stick, or no-parity bit generation and detection
1 or 2 stop bit generation
The following key parameters are programmable:
Communication baud rate, integer, and fractional parts
Number of data bits
Number of stop bits
Parity mode
FIFO enable (16 deep) or disable (1 deep)
FIFO trigger levels selectable between 1/8, 1/4, 1/2, 3/4, and 7/8
Hardware flow control
The UART clock can be fixed at 48 MHz or can be programmed using the
miscellaneous register UART_CLK_SYNT.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com