OPTION_REG datasheet(89/222 Pages) MICROCHIP

89 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 89

MCP19111

14.7

Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and

PCON register are updated to indicate the cause of the

Reset. Table 14-4 and Table 14-5 show the Reset

conditions of these registers.

PMDATH

195h

--00 0000

--uu uuuu

OSCCAL

198h

-xxx xxxx

-uuu uuuu

DOVCAL

199h

---- xxxx

---- uuuu

TTACAL

19Ah

---- xxxx

---- uuuu

BGRCAL

19Bh

---- xxxx

---- uuuu

VROCAL

19Ch

---- xxxx

---- uuuu

ZROCAL

19Dh

---- xxxx

---- uuuu

ATSTCON

19F

1--- 0001

u--- uuuu

TABLE 14-3:

INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

Address

Power-on

Reset

MCLR Reset

WDT Reset

Wake-up from Sleep through

Interrupt

Wake-up from Sleep through

WDT Time-out (Continued)

Legend:

= unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition.

Note

If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

One or more bits in INTCON and/or PIRx will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

See Table 14-5 for Reset value for specific condition.

TABLE 14-4:

RESET STATUS BITS AND

THEIR SIGNIFICANCE

POR

Condition

Power-on Reset

WDT Reset

WDT Wake-up from Sleep

Interrupt Wake-up from Sleep

MCLR Reset during normal

operation

MCLR Reset during Sleep

Not allowed. TO is set on POR

Not allowed. PD is set on POR

TABLE 14-5:

RESET CONDITION FOR SPECIAL REGISTERS (Note 2)

Condition

Program

Counter

STATUS

PCON

Power-on Reset

0000h

0001 1xxx

---- -u0-

MCLR Reset during normal operation

0000h

000u uuuu

---- -uu-

MCLR Reset during Sleep

0000h

0001 0uuu

---- -uu-

WDT Reset

0000h

0000 uuuu

---- -uu-

WDT Wake-up from Sleep

PC + 1

uuu0 0uuu

---- -uu-

Interrupt Wake-up from Sleep

PC + 1(1)

uuu1 0uuu

---- -uu-

Legend:

= unchanged, x = unknown, - = unimplemented bit, reads as ‘0’.

Note

When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack

and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

If a Status bit is not implemented, that bit will be read as ‘0’.

OPTION_REG Datasheet(PDF) 89 Page - Microchip Technology

OPTION_REG Datasheet(HTML) 89 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL