OPTION_REG datasheet(99/222 Pages) MICROCHIP

99 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 99

MCP19111

16.0

POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a

SLEEP

instruction.

Upon entering Sleep mode, the following conditions

exist:

WDT will be cleared but keeps running, if

enabled for operation during Sleep.

PD bit of the STATUS register is cleared.

TO bit of the STATUS register is set.

CPU clock is not disabled.

Timer1 oscillator is unaffected, and peripherals

that operate from it may continue operation in

Sleep.

ADC is unaffected.

I/O ports maintain the status they had before

SLEEP

was executed (driving high, low or

high-impedance).

Resets other than WDT are not affected by

Sleep mode.

Analog circuitry is unaffected by execution of

SLEEP

instruction.

Refer to individual chapters for more details on

peripheral operation during Sleep.

minimize

current

consumption,

the following

conditions should be considered:

• I/O pins should not be floating

• External circuitry sinking current from I/O pins

• Internal circuitry sourcing current from I/O pins

• Current draw from pins with internal weak pull-ups

• Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be

pulled to VDD or GND externally to avoid switching

currents caused by floating inputs.

The SLEEP instruction does not affect the analog

circuitry. The enable state of the analog circuitry does

not change with the execution of the SLEEP instruction.

Examples of internal circuitry that might be sourcing

current include modules, such as the DAC. See

Section 22.0 “Analog-to-Digital Converter (ADC)

Module” for more information on this module.

16.1

Wake-up from Sleep

The device can wake-up from Sleep through one of the

following events:

External Reset input on MCLR pin, if enabled

POR Reset

Watchdog Timer, if enabled

Any external interrupt

Interrupts by peripherals capable of running

during Sleep (see individual peripheral for more

information)

The first two events will cause a device Reset. The last

three events are considered a continuation of program

execution. To determine whether a device Reset or

wake-up event occurred, refer to Section 14.7 “Deter-

mining the Cause of a Reset”.

The following peripheral interrupts can wake the device

from Sleep:

Timer1 interrupt. Timer1 must be operating as

an asynchronous counter

A/D conversion

Interrupt-on-change

External Interrupt from INT pin

When the SLEEP instruction is being executed, the next

instruction (PC + 1) is prefetched. For the device to

wake-up through an interrupt event, the corresponding

interrupt enable bit must be enabled. Wake-up will

occur regardless of the state of the GIE bit. If the GIE

bit is disabled, the device continues execution at the

instruction after the SLEEP instruction. If the GIE bit is

enabled, the device executes the instruction after the

SLEEP

instruction, the device will then call the Interrupt

Service Routine. In cases where the execution of the

instruction following SLEEP is not desirable, the user

should have an NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from

Sleep, regardless of the source of wake-up.

OPTION_REG Datasheet(PDF) 99 Page - Microchip Technology

OPTION_REG Datasheet(HTML) 99 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL