Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

T89C5115-RATIM Datasheet(PDF) 45 Page - ATMEL Corporation

Part # T89C5115-RATIM
Description  Low Pin Count 8-bit MCU with A/D Converter and 16-Kbytes of Flash Memory
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

T89C5115-RATIM Datasheet(HTML) 45 Page - ATMEL Corporation

Back Button T89C5115-RATIM Datasheet HTML 41Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 42Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 43Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 44Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 45Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 46Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 47Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 48Page - ATMEL Corporation T89C5115-RATIM Datasheet HTML 49Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 105 page
background image
45
T89C5115
4128A–8051–04/02
For slaves A and B, bit 2 is a don’t care bit; for slave C, bit 2 is set. To communicate with
all of the slaves, the master must send an address FFh. To communicate with slaves A
and B, but not slave C, the master can send and address FBh.
Registers
Table 26. SCON Register
SCON (S:98h)
Serial Control Register
Reset Value = 0000 0000b
Bit addressable
76
54
32
1
0
FE/SM0
SM1
SM2
REN
TB8
RB8
TI
RI
Bit
Number
Bit
Mnemonic
Description
7FE
Framing Error bit (SMOD0 = 1)
Clear toreset theerror state, not clearedbyavalidstopbit.
Set by hardware when an invalid stop bit is detected.
–SM0
Serial port Mode bit 0 (SMOD0 = 0)
Refer to SM1 for serial port mode selection.
6SM1
Serial port Mode bit 1
SM0 SM1
Mode
Baud Rate
0
0
Shift Register FXTAL/12 (or FXTAL /6 in mode X2)
0
1
8-bit UART
Variable
1
0
9-bit UART
FXTAL/64 or FXTAL/32
1
1
9-bit UART
Variable
5SM2
Serial port Mode 2 bit/Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3.
4REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
3TB8
Transmitter Bit 8/Ninth bit to transmit in modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
2RB8
Receiver Bit 8/Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
1TI
Transmit Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the
stop bit in the other modes.
0RI
Receive Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 20 and
Figure 21 in the other modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com